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Abstract 
 
The ongoing Energy Harvesting from Exercise Machines (EHFEM) project [1] at Cal Poly San Luis Obispo seeks to provide 
renewable energy without the high cost of implementation by harvesting DC power generated on machines used for physical exercise. 
The EHFEM project consists of numerous subprojects that involve converting different types of exercise machines for power 
generation. This project specifically works by scaling the output voltage from an elliptical machine using a DC-DC converter and 
sending it through an Enphase Micro-inverter to feed AC power back to the power grid and minimize energy spending. As a subset of 
the much larger project, the design presented in this paper seeks to improve on a previously designed SEPIC topology for the project’s 
DC-DC converter by providing an input protection scheme [2].  
 
DC-DC converter circuits operate within set parameters regarding current and voltage at their input [3]. Any input above the 
designed limits may adversely affect the circuit. Implementing an input protection circuit helps to prevent damage to the DC-DC 
converter in the off chance that inputs stray outside the designed operating range. This paper proposes a two stage input protection 
circuit to limit the input of the DC-DC converter to within its operational range of 5 V to 65 V [2]. The first stage uses capacitive 
filtering and decoupling techniques to protect against overvoltage transients and smooth the DC signal. The second phase of protection 
deals with sustained overvoltages associated with the Enphase Micro-inverter’s start-up period where an open load appears across the 
DC-DC converter [2]. The design operates without significant loss of energy when within the operating range, and, during overvoltage 
events, allows the DC-DC converter to remain in operation with a 65V input. The device also minimizes fabrication costs to allow 
recovery of its initial production costs within 10 years of normal use and uses a minimal number of components without use of any 
excessively large components to facilitate an easy assembly and device installation. 
 
Chapter 1 Introduction 
 
The ongoing Energy Harvesting from Exercise Machines (EHFEM) project [1] at Cal Poly San Luis Obispo seeks to provide 
renewable energy without the high cost of implementation by harvesting DC power generated on machines used for physical exercise. 
The EHFEM project consists of numerous subprojects that involve converting different types of exercise machines for power 
generation. This project specifically works by scaling the output voltage from an elliptical machine using a DC-DC converter and 
sending it through an Enphase Micro-inverter to feed AC power back to the power grid and minimize energy spending. As a subset of 
the much larger project, the design presented in this paper seeks to improve on previously designed SEPIC topology for the project’s 
DC-DC converter by providing an input protection scheme [2].  
 
DC-DC converter circuits operate within set parameters regarding current and voltage at their input [3]. Any input above the 
designed limits may adversely affect the circuit. Implementing an input protection circuit helps to prevent damage to the DC-DC 
converter in the off chance that inputs stray outside the designed operating range. 
 
The SEPIC converter designed for the EHFEM elliptical subproject has a minimum voltage of 5 V to turn on, and a 
maximum voltage of 65 V to ensure an output of ~36 V DC to the project’s Enphase Micro-inverter [2]. The existing design includes a 
LT4356-1 Surge Stopper in attempt to protect the circuit from overvoltage and overcurrent events [2]. However, the LT4356-1 has a 
maximum input voltage tolerance of ~100 V [4], resulting in device failure as the output from the elliptical unknowingly exceeded the 
operational limits of the LT4356-1. Consequently, testing of the SEPIC DC-DC converter left the circuit unprotected and resulted in a 
cascading failure through the input protection circuit as well as the converter itself [2]. 
 
 The failure of the existing circuit demands the need to better protect the DC-DC converter from overvoltages at its input. 
This project seeks to meet that need. For this reason, the input protection circuit design must limit the input to the DC-DC converter to 
within the operational range of 5 V and 65 V, protecting against both transient events and sustained overvoltages due to the inverter’s 
startup period. The design operates without significant loss of energy when within the operating range, and, during overvoltage events, 
allows the DC-DC converter to remain in operation with a 65V input. The device also minimizes fabrication costs to allow recovery of 
its initial production costs within 10 years of normal use and uses a minimal number of components without use of any excessively 
large components to facilitate an easy assembly and installation the device. 
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Chapter 2 Requirements and Specifications 
 
The requirements of the overall EHFEM project dictate the marketing requirements of the proposed input protection circuit. 
Likewise, the operational limits of the SEPIC DC-DC converter necessitate certain prerequisites for the proposed design. Table 2-1 
shows the marketing requirements and subsequent engineering specifications for this paper along with the logic and justification 
behind each. 
 
Table 2-1: 
DC-DC Converter Input Protection Circuit Requirements and Specifications 
Marketing 
Requirements 
Engineering 
Specifications 
Justification 
1 All system costs and components per unit 
(including labor) must not exceed $20. 
The input protection used in a previous project has a 
cost of ~$15 [2]. A proposed 30% increase in costs 
maintains the minimal total project cost while allowing 
for increased functionality. 
2 Must maintain a power efficiency of at least 90% 
for voltages within the operating range of 5 V –  
65 V (efficiency defined in this case as the ratio of 
the output power from the protection circuit to the 
input power of the protection circuit or the ratio of 
the input power to the DC-DC converter to the 
output power from the elliptical machine). 
The overall project requires adherence to a power 
efficiency of ~75% for voltages within the operating 
range of 5 V – 65 V. To meet this requirement, input 
protection circuitry must therefore remain as lossless as 
possible. 
3 Must have an operational lifespan of at least 35,000 
hours without need for replacement or repair. 
In order for the overall project to reach a zero lifecycle 
cost at 75-80% power efficiency, the system must 
operate for at minimum 10 years under normal use – 
totaling ~35,000 hours [5]. 
4, 6 Must limit the input voltage to the DC-DC 
converter to a maximum of 65 V at all times.  
Current SEPIC technology for the converter has a 
nominal 8 V – 60 V DC input with operational limits at 
5 V and 65 V. Voltages in excess of 65 V can cause 
significant damage to the converter [2]. 
6 The design must have an input impedance of ~10 Ω 
when connected to the DC-DC converter, and 
operating. 
The Precore elliptical machine normally has a 10 Ω 
resistor coil at its output as a component of the 
machine’s braking system. To maintain the current user 
experience, the input impedance must maintain ~10 Ω 
at the elliptical output. 
4,6 Must provide an overvoltage protection up to  
150 V. 
Prior testing of the elliptical trainer has shown voltage 
spikes exceeding 100 V. 
6 Maximum output current (DC) to the converter 
must not exceed 6.5 A. 
Current SEPIC technology for the converter supports a 
maximum DC input current of 6.5 A at 65 V input [2]. 
3, 4 Total protection system reaction time to transient 
overvoltages must not exceed 100 μs. 
Protection circuit delay must not impede system 
reaction time in order to prevent damages due to quick 
overvoltage transients. 
5 Circuit components must maintain RoHS 
compliancy to allow for safe disposal upon 
expiration. 
Considering long-term environmental impacts 
maintains the overall sustainable focus of the EHFEM 
project. 
Marketing Requirements 
1. The circuit must be low cost. 
2. Must maintain high power efficiency.  
3. Must be reliable. 
4. Must provide overvoltage protection to the DC-DC converter. 
5. Must be sustainable. 
6. Must be compatible and easy to implement into existing hardware. 
The requirements and specifications table format derives from [6], Chapter 3. 
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While the efficiency of the converter (defined in Table 2-1) must not dip below 90% under normal operating conditions, the 
efficiency during atypical elliptical operation (such as during the Enphase Micro-inverter’s start-up period) may be compromised as a 
last resort to ensure adequate protection of the converter. Any operation of the elliptical under open load conditions causes the voltage 
to climb to dangerous levels [2]. The only possible means for maintaining device efficiency under these conditions requires the use of 
batteries or super capacitors to store excess energy. The high cost of both these devices violates the first marketing requirement. 
 
Chapter 3  Functional Decomposition (Level 0 and level 1) 
 
3.1 Level Zero Functional Decomposition 
The level zero functional decomposition of this project, represented as a single block, shows two inputs and one output, as 
illustrated below in Figure 3-1. The input from the elliptical generator passes through some sort of overvoltage protection to scale the 
input to the DC-DC converter to within the operational range (0 – 65 V). In the case where the Enphase Micro-inverter enters start-up, 
a required feedback control senses the open load across the converter and activates the protection circuitry in the block. The design 
may also require a DC voltage rail to power internal components; however, we omitted this input to avoid design assumptions or 
fixation. 
 
 
Figure 3-1: 
DC-DC Converter Input Protection Circuit Level 0 Block Diagram 
 
 Overall, the project takes the input voltage and current from the elliptical machine, detects whether or not inputs fall within 
the operating range of the DC-DC converter, and limits them as necessary. Table 3-1 describes the range of inputs and outputs for the 
proposed device. 
Table 3-1: 
DC-DC Converter Input Protection Circuit Inputs, Outputs, and Functionality 
Module DC-DC Converter Input Protection Circuit 
Inputs - Input from elliptical generator: 0 – 150 V DC, 0 – 15 A 
- Feedback control: small signal 
Outputs - Output to DC-DC converter: 0 – 65 V DC, 0 – 6.5 A 
Functionality - The input protection circuit must clamp the input from the elliptical generator 
to ensure a maximum output voltage of 65 V DC to protect the DC-DC 
converter. 
- The input protection circuit must limit the input from the elliptical generator 
to ensure a maximum output current of 6.5 A to protect the DC-DC converter. 
- The input protection circuit must analyze the feedback control input to 
determine when the Enphase Micro-inverter enters start-up mode and an open 
load appears across the DC-DC converter. In the case of inverter start-up, the 
circuit must direct power through an alternate path to prevent voltage from 
building to dangerous levels. 
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3.2 Level One Functional Decomposition  
A level one functional decomposition of this project includes three central blocks that describe the internal functions of the 
project. The first, Capacitive Filtering/Decoupling, considers the primary goal of the circuit to limit the voltage and current sent to the 
DC-DC converter within the appropriate operational range for the DC-DC converter. The block utilizes both filtering and decoupling 
capacitors to eliminate overvoltage transients and smooth the elliptical input to a straight line DC signal. As seen in below in Figure 
3-2, the input to the Capacitive Filtering/Decoupling block comes from the elliptical generator output, while the output, the filtered 
input signal, passes to the second block. 
 
The other two blocks work together to accomplish the task of protecting the DC-DC converter during the Enphase Micro-
inverter’s start-up mode. As seen below in Figure 3-2, the Current Sense block lies between the DC-DC converter and the inverter to 
determine when the inverter enters into start-up mode. When the Current Sense detects an open load on the DC-DC converter (zero 
current flow), the block sends a feedback signal to the input of the Inverter Startup Protection block (otherwise the Current Sense does 
not alter the input signal to the inverter from the converter). In this case, the Inverter Startup Protection block impedes the input to the 
DC-DC converter until the Current Sense detects that the inverter enters its normal mode of operation. 
 
 
Figure 3-2 
DC-DC Converter Input Protection Circuit Level 1 Block Diagram 
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Table 3-2 
Capacitive Filtering/Decoupling Inputs, Outputs, and Functionality 
Module Capacitive Filtering/Decoupling 
Inputs - Input from elliptical generator: 0 – 150 V DC, 0 – 15 A 
Outputs - Filtered signal to the inverter startup protection circuit:  
0 – 65 V DC, 0 – 6.5 A 
Functionality - The block must clamp the input from the elliptical generator to ensure a 
maximum output voltage of 65 V DC to protect the DC-DC converter. 
- The block must limit the input from the elliptical generator to ensure a 
maximum output current of 6.5 A to protect the DC-DC converter. 
 
Table 3-3 
Inverter Startup Protection Circuit Inputs, Outputs, and Functionality 
Module Inverter Startup Protection Circuit 
Inputs - Filtered signal from capacitive filtering/decoupling: 0 – 65 V DC, 0 – 6.5 A 
- Current Sense feedback: small signal 
Outputs - Output to DC-DC converter: 0 – 65 V DC, 0 – 6.5 A 
Functionality - The block must analyze the current sense feedback input to determine when 
the Enphase Micro-inverter enters start-up mode and an open load appears 
across the DC-DC converter. In the case of inverter start-up, the circuit must 
direct power through an alternate path to prevent voltage from building to 
dangerous levels. 
 
Table 3-4 
Current Sense Inputs, Outputs, and Functionality 
Module Current Sense 
Inputs - Input from inverter startup protection circuit: 0 – 65 V DC, 0 – 6.5 A 
Outputs - Output to inverter: 0 – 65 V DC, 0 – 6.5 A 
- Current sense feedback control: small signal 
Functionality - The block reads current along the line between the DC-DC converter and the 
inverter to determine when the Enphase Micro-inverter enters start-up mode 
and sends a feedback control signal to the inverter startup protection circuit. 
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Chapter 4 Project Planning 
 
4.1 Initial Project Time Estimates and Planning 
The Gantt chart shown in Figure 4-1 illustrates the plan for this project with expected completion dates and three 
design/build/test iterations. The chart designates all tasks to at least one project partner (see color key below Table 4-1). 
 
 
Figure 4-1: 
Projected Project Plan Gantt Chart 
 
Table 4-1 explains the breakdown of the Gantt chart in Figure 4-1 above with exact start and completion dates. The table also 
includes overall project completion percentages at the end of each task with assigned responsibilities to each partner (see color key 
below). 
  
9/17/2012 11/5/2012 12/24/2012 2/11/2013 4/1/2013 5/20/2013
Research Various Topologies
Report Draft (V1)
Design/Computer Simulation
Report Draft (V2)
Order Components
Fabrication/Testing
Project Report (V1)
Research Other Topologies
Design/Computer Simulation
Order Components
Fabrication/Testing
Project Report (V2)
Documentation
Research Other Topologies
Design/Computer Simulation
Order Components
Fabrication/Testing
Final Project Report (V3)
Documentation
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Table 4-1: 
Initial Projected Project Plan Table of Tasks and Dates 
Task Start Date Completion Date Duration (Days) Running Total (Days) % Completed 
Research Various Topologies 9/17/2012 10/15/2012 28 28 11.72% 
Report Draft (V1) 9/17/2012 11/9/2012 53 53 22.18% 
Design/Computer Simulation 10/29/2012 11/16/2012 18 60 25.10% 
Report Draft (V2) 11/12/2012 11/30/2012 18 74 30.96% 
Order Components 11/16/2012 11/23/2012 7 67 28.03% 
Fabrication/Testing 11/26/2012 12/3/2012 7 77 32.22% 
Project Report (V1) 11/30/2012 12/14/2012 14 88 36.82% 
Research Other Topologies 12/8/2012 1/7/2013 30 112 46.86% 
Design/Computer Simulation 1/7/2013 1/21/2013 14 126 52.72% 
Order Components 1/21/2013 1/28/2013 7 133 55.65% 
Fabrication/Testing 1/28/2013 2/4/2013 7 140 58.58% 
Documentation 12/8/2012 2/28/2013 82 164 68.62% 
Project Report (V2) 2/4/2013 2/28/2013 24 164 68.62% 
Research Other Topologies 2/28/2013 3/28/2013 28 192 80.33% 
Design/Computer Simulation 3/28/2013 4/12/2013 15 207 86.61% 
Order Components 4/12/2013 4/19/2013 7 214 89.54% 
Fabrication/Testing 4/19/2013 4/30/2013 11 225 94.14% 
Documentation 2/28/2013 5/14/2013 75 239 100.00% 
Final Project Report (V3) 4/26/2013 5/14/2013 18 239 100.00% 
   
Total: 239 
 
 
  Both 
  Zack (Project manager) 
  Ryan 
 
 
4.2 Initial Cost Estimates 
Initial project estimates derive from an expected, combined 200 hours of labor in designing the input protection system. Each 
hour of labor, although not actually paid, values at ~$15 to each project partner. Moreover, with three expected design, built, test 
iterations for the project (as denoted by the Gantt chart in Figure 4-1) fixed costs set the overall estimate to a minimum of ~$45 if each 
prototype costs ~$15. With all factors considered, estimated total costs come to ~$3,045. Table 4-2 summarizes the cost breakdown 
below. 
 
Table 4-2: 
Projected Project Estimated Costs 
 
4.3 Project Time Estimates and Planning, First Adjustment 
The initial project time estimates written during the planning stages of the project (Figure 4-1 and Table 4-1 above) include 
three design/build/test iterations. However, this project only underwent two design/built/test iterations to allow for more thorough 
protection topology research.  Table 4-3 and Figure 4-2 show the adjusted project time estimates and planning diagrams. 
  
Type Cost Justification 
Fixed Costs $45.00 Three prototypes with a budget of ~$15 each 
Variable Costs $3,000.00 Estimated 200 hours of labor at a cost of ~$15.00 per hour 
Total Costs $3,045.00 Sum of Fixed and variable costs. 
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Table 4-3:  
Adjusted Projected Project Plan Table of Tasks and Dates 
Task Start Date Completion Date Duration (Days) Running Total (Days) % Completed 
Initial Research/Planning 9/17/2012 11/30/2012 74 74 30.96% 
Report (Planning) (V1) 9/17/2012 11/9/2012 53 53 22.18% 
Report (Planning) (V2) 11/9/2012 11/30/2012 21 74 30.96% 
Project Report (V1) 11/30/2012 12/14/2012 14 88 36.82% 
First Documentation Cycle 1/5/2013 2/28/2013 54 164 68.62% 
Research Topologies 1/5/2013 1/25/2013 20 130 54.39% 
Design/Computer Simulation 1/25/2013 2/8/2013 14 144 60.25% 
Order Components 2/8/2013 2/15/2013 7 151 63.18% 
Fabrication/Testing 2/15/2013 2/22/2013 7 158 66.11% 
Project Report (V2) 2/22/2013 3/8/2013 14 172 71.97% 
Second Documentation Cycle 3/8/2013 5/3/2013 56 228 95.40% 
Research Other Topologies 3/8/2013 3/29/2013 21 193 80.75% 
Design/Computer Simulation 3/29/2013 4/12/2013 14 207 86.61% 
Order Components 4/12/2013 4/19/2013 7 214 89.54% 
Fabrication/Testing 4/19/2013 4/26/2013 7 221 92.47% 
Design Finalization 4/26/2013 5/3/2013 7 228 95.40% 
Final Project Report (V3) 5/3/2013 5/14/2013 11 239 100.00% 
  
  
Total: 239   
  Both 
      Zack (Project manager) 
     Ryan 
     
 
Figure 4-2: 
Adjusted Projected Project Plan Gantt Chart 
  
9/17/2012 11/5/2012 12/24/2012 2/11/2013 4/1/2013 5/20/2013
Initial Research/Planning
Report (Planning) (V1)
Report (Planning) (V2)
Project Report (V1)
First Documentation Cycle
Research Topologies
Design/Computer Simulation
Order Components
Fabrication/Testing
Project Report (V2)
Second Documentation Cycle
Research Other Topologies
Design/Computer Simulation
Order Components
Fabrication/Testing
Design Finalization
Final Project Report (V3)
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4.4 Adjusted Cost Estimates 
With the loss of a design/build/test iteration in the adjusted project plan, the fixed costs for the project lessen to ~$30 – 
bringing the total expected costs to ~3,035. Table 4-24 summarizes the adjusted cost breakdown below. 
 
Table 4-4: 
Adjusted Projected Project Estimated Costs 
 
4.5 Project Time Estimates and Planning, Second Adjustment 
The adjusted project time estimates written during the first documentation cycle of the project (Figure 4-2 and Table 4-3 
above) describe the first cycle of the project to include research, design/simulation, ordering of components, and then 
fabrication/testing. However, during the progression of the first research cycle, the need for a more accurate and detailed 
characterization of the elliptical output became apparent. Therefore, a necessary deviation from the project plan allowed thorough data 
collection from the elliptical trainer. Table 4-5 and Figure 4-3 display the final change to the project plan. 
 
Table 4-5: 
Second Adjusted Project Plan Table of Tasks and Dates 
Task Start Date Completion Date Duration (Days) Running Total (Days) % Completed 
Initial Research/Planning 9/17/2012 11/30/2012 74 74 27.82% 
Report (Planning) (V1) 9/17/2012 11/9/2012 53 53 19.92% 
Report (Planning) (V2) 11/9/2012 11/30/2012 21 74 27.82% 
Project Report (V1) 11/30/2012 12/14/2012 14 88 33.08% 
Research Topologies 1/5/2013 2/25/2013 51 161 60.53% 
Elliptical Data Collection 2/18/2013 3/11/2013 21 175 65.79% 
Project Report (V2) 3/11/2013 3/25/2013 14 189 71.05% 
First Documentation Cycle 1/5/2013 3/11/2013 65 175 65.79% 
Design/Computer Simulation 3/25/2013 4/1/2013 7 196 73.68% 
Order Components 4/1/2013 4/8/2013 7 203 76.32% 
Fabrication/Testing 4/8/2013 4/15/2013 7 210 78.95% 
Research Other Topologies 4/15/2013 4/29/2013 14 224 84.21% 
Design/Computer Simulation 4/29/2013 5/6/2013 7 231 86.84% 
Order Components 5/6/2013 5/13/2013 7 238 89.47% 
Fabrication/Testing 5/13/2013 5/20/2013 7 245 92.11% 
Design Finalization 5/20/2013 5/27/2013 7 252 94.74% 
Second Documentation Cycle 3/25/2013 5/27/2013 63 252 94.74% 
Final Project Report (V3) 5/27/2013 6/10/2013 14 266 100.00% 
  
  
Total: 266   
  Both 
  Zack (Project manager) 
  Ryan 
 
Type Cost Justification 
Fixed Costs $45.00 Up to three prototypes with a budget of ~$15 each 
Variable Costs $3,000.00 Estimated 200 hours of labor at a cost of ~$15.00 per hour 
Total Costs $3,035.00 Sum of Fixed and variable costs. 
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Figure 4-3 
Second Adjusted Projected Project Plan Gantt Chart 
 
Chapter 5 Detailed Elliptical Output Characterization 
 
In 2012, Martin Kou designed a DC-DC converter as a master’s thesis for the EHFEM project [2]. Exercise tests, conducted 
for sustained periods of time and at various resistance levels, assisted in determining the specifications required for Kou’s converter. 
The tests measured average output voltage, average output current, and average generated power at a constant incline over a range 
resistance levels and exercise rates (measured in strides per minute, SPM) on the Precor elliptical machine in order to gauge the 
specifications needed for the converter [2]. The results of these tests showed a maximum average output voltage of 42.84 V and a 
maximum average output current of 4.09 A [2]. Kou also took into account experimental data from a previous EHFEM project, which 
obtained maximum average values of 60 V and 6 A from the same elliptical trainer at high resistance levels [7]. As a result, Kou 
designed his DC-DC converter with limitations of 65 V and 6.5 A at the input, just exceeding the maximum values obtained by the 
previous group [2]. The limitations of the DC-DC converter proposed by Martin Kou in 2012 form the basis of this project’s 
specifications. 
 
This project includes additional testing of the Precor elliptical machine, conducted to obtain useful output waveforms from 
the elliptical trainer and validate the accuracy of the assumed limitations from Kou’s thesis. The first trial of testing included 
measuring the maximum output values of the elliptical on a constant incline. Trial 1 consisted of two runs of hard sprints at high 
resistance levels (ranging from 15 to 20, though not recorded). An Agilent InfiniiVision 2000 X-Series Oscilloscope [8], connected 
across the elliptical’s internal 10 Ω resistor, measured the output of the elliptical. In the resulting waveforms (Figure 5-1 and Figure 
5-2 below), transients occur approximately every 30 – 50 μs. The highest recorded overvoltage transient reached ~127 V during the 
second run, with an average output voltage of 58.9 V, resulting in an ~12.7 A peak current through the resistor and generating an 
average of 346.4 W across the internal 10 Ω resistor. These results, summarized in Table 5-1, established the necessity of a full 
characterization of the elliptical output, to ensure the dependability of the overall project. The raw oscilloscope data used to produce 
the waveforms below (saved in comma separated variable, CSV, format and replicated using LTSpice) contains only 2,000 data points 
per run. The resulting waveforms have poor resolution making them impractical to include in this report as reliable data. 
9/17/2012 10/25/2012 12/2/2012 1/9/2013 2/16/2013 3/26/2013 5/3/2013 6/10/2013
Initial Research/Planning
Report (Planning) (V1)
Report (Planning) (V2)
Project Report (V1)
Research Topologies
Elliptical Data Collection
Project Report (V2)
First Documentation Cycle
Design/Computer Simulation
Order Components
Fabrication/Testing
Research Other Topologies
Design/Computer Simulation
Order Components
Fabrication/Testing
Design Finalization
Second Documentation Cycle
Final Project Report (V3)
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Figure 5-1 
Elliptical Output Voltage, Trial 1, Run 1.  
 
 
Figure 5-2 
Elliptical Output Voltage, Trial 1, Run 2. 
 
Table 5-1: 
Elliptical Output Data, Measured Across Internal 10Ω Resistor, Trial One. 
Run 
Number 
VO,MAX 
(V) 
VO,AVG 
(V) 
IO,MAX 
(A) 
IO,AVG 
(A) 
PO,MAX (W) PO,AVG (W) 
1 73.802 36.949 7.380 3.695 544.67 136.52 
2 127.155 58.850 12.716 5.885 1616.84 346.33 
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To adequately characterize the output of the elliptical, Trial 2 consisted of testing at every other resistance level (from levels 
2 to 20) at three different speeds: 100 SPM, 120 SPM, and full sprint (230 – 300 SPM). These three speeds model light, medium, and 
hard exercise at all levels of fitness. Table 5-2 below summarizes the data collected during Trial 2 with full waveforms for all 30 runs 
in Appendix B. As expected, Figure 5-4 shows that for 100 SPM and 120 SPM the average output voltage from the elliptical remains 
relatively linear as the resistance level increases. This trend also exists for the maximum output voltages in Figure 5-5. For unknown 
reasons, the output observed at a resistance level of 20 consistently measured lower than that of resistance level 18, for both maximum 
and average output voltage. The cause may potentially stem from the difficulty in maintaining a constant pace at this resistance – 
causing the waveform to jump up and down with each stride. Under sprinting conditions, however, the difficulty in maintaining a 
constant speed poses a consistent threat to the accuracy of the data. The recorded data covers a wide range of values, resulting in an 
increased margin of error. As a result, a much less-linear waveform resulted for both average and maximum output voltage versus 
resistance level plots. This error does not invalidate the data recorded under sprinting conditions, as they still hold use in estimating of 
the maximum output conditions for the elliptical. Though the data recorded at sprinting speeds should not undergo analysis for trends. 
 
The highest measured maximum output voltage equaled 150.251 V, measured under sprinting conditions for a resistance 
level of 16. Figure 5-3 shows one period of the full waveform. This value exceeds the absolute maximum voltage tolerance of the 
LT4356-1 surge stopper (~100 V) currently acting as the converter’s input protection [4]. This renders the specifications for the 
current DC-DC converter’s input protection inadequate, proving the need of additional protection to ensure safe operation of the 
converter. Since this project focuses on the protection of, not only the current converter, but also any future converter with the same 
input limitations, the design of this project must clamp all transients to a maximum of 65 V. The recorded data from Trial 2 offers a 
valuable tool in the simulation of protection topologies, allowing simulations to run with inputs directly representing the waveforms 
output by the elliptical. Moreover, this data may prove invaluable to future EHFEM projects that wish to increase the operational 
limits of the current DC-DC converter. 
 
 
Figure 5-3 
Elliptical Output Voltage Trial 2, Single Period, Resistance 16, Sprint 
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Figure 5-4: 
Elliptical Average Output Voltage vs. Resistance Level at 100 SPM, 120 SPM, and Sprint (230 – 300 SPM) 
  
 
 
Figure 5-5: 
Elliptical Maximum Output Voltage vs. Res. level at 100 SPM, 120 SPM, and Sprint (230 – 300 SPM)  
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Table 5-2:  
Elliptical Output Data, Measured Across Internal 10Ω Resistor, Trial Two. 
Res. Level Speed VO,AVG [V] VO,RMS [V] VO,MAX [V] IO,AVG [A] IO,RMS [A] IO,MAX [A] PO,AVG [W] PO,MAX [W] 
2 
100 SPM 6.6382 6.9678 59.7487 0.66382 0.69678 5.9749 4.407 356.993 
120 SPM 6.6999 7.125 65.5276 0.66999 0.7125 6.5528 4.489 429.389 
Sprint 46.796 48.359 137.94 4.6796 4.8359 13.794 218.987 1902.744 
4 
100 SPM 10.167 10.431 58.1156 1.0167 1.0431 5.8116 10.337 337.745 
120 SPM 11.555 11.917 71.9598 1.1555 1.1917 7.196 13.352 517.823 
Sprint 40.693 42.066 133.92 4.0693 4.2066 13.392 165.592 1793.457 
6 
100 SPM 14.294 14.57 63.3166 1.4294 1.457 6.3317 20.432 400.902 
120 SPM 15.693 16.02 72.0101 1.5693 1.602 7.201 24.627 518.545 
Sprint 43.402 44.829 132.161 4.3402 4.4829 13.216 188.373 1746.640 
8 
100 SPM 17.065 17.311 59.2965 1.7065 1.7311 5.9297 29.121 351.610 
120 SPM 20.245 20.583 74.4724 2.0245 2.0583 7.4472 40.986 554.611 
Sprint 51.888 53.684 141.834 5.1888 5.3684 14.183 269.236 2011.632 
10 
100 SPM 22.923 23.213 66.4322 2.2923 2.3213 6.6432 52.546 441.322 
120 SPM 25.738 26.113 77.2864 2.5738 2.6113 7.7286 66.244 597.316 
Sprint 36.683 37.813 124.121 3.6683 3.7813 12.412 134.564 1540.590 
12 
100 SPM 26.136 26.428 64.1206 2.6136 2.6428 6.4121 68.309 411.148 
120 SPM 29.861 30.263 76.8342 2.9861 3.0263 7.6834 89.168 590.348 
Sprint 45.672 47.209 134.171 4.5672 4.7209 13.417 208.593 1800.172 
14 
100 SPM 29.396 29.687 62.4121 2.9396 2.9687 6.2412 86.412 389.526 
120 SPM 34.295 34.698 75.9799 3.4295 3.4698 7.598 117.615 577.295 
Sprint 50.875 52.689 135.804 5.0875 5.2689 13.58 258.827 1844.218 
16 
100 SPM 35.792 36.102 68.8442 3.5792 3.6102 6.8844 128.107 473.951 
120 SPM 40.24 40.702 80.1005 4.024 4.0702 8.0101 161.926 641.613 
Sprint 58.598 60.731 150.251 5.8598 6.0731 15.025 343.373 2257.521 
18 
100 SPM 34.777 34.971 58.4925 3.4777 3.4971 5.8493 120.944 342.140 
120 SPM 46.17 46.653 81.7085 4.617 4.6653 8.1709 213.167 667.632 
Sprint 64.21 66.211 145.98 6.421 6.6211 14.598 412.292 2131.016 
20 
100 SPM 31.534 31.617 51.1558 3.1534 3.1617 5.1156 99.439 261.693 
120 SPM 40.242 40.407 62.5126 4.0242 4.0407 6.2513 161.942 390.785 
Sprint 64.591 65.745 118.091 6.4591 6.5745 11.1809 417.200 1394.548 
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Chapter 6 Analysis of Possible Overvoltage Events 
 
Two possible scenarios require protection circuitry to ensure that the DC-DC converter remains protected. The first scenario 
occurs during normal operation of the elliptical machine where a user, under continuous hard exercise or quick sprints, generates 
voltage transients that exceed the 65 V maximum input voltage to the DC-DC converter [2]. The second scenario occurs during the 
startup period of the EHFEM project’s Enphase Micro-inverter [9], which subjects the DC-DC converter to an open load condition, 
not allowing current to pass, causing the voltage to build up to dangerous levels [2].  
 
The analysis of transients that occur during normal operation requires the use of data collected in Trial 2 of experimentation 
as described in Chapter 5 To ensure the protection circuitry’s ability to limit the voltage input to the DC-DC converter for all possible 
transient values, the worst-case scenario requires consideration. From Table 5-2, the highest voltage peak equals ~150 V, 
corresponding to an elliptical resistance level of 16 at a rate between 230 SPM and 300 SPM (sprint). Oscilloscope data, for the full 
waveform, appears in Figure 6-1 below. Analysis of the CSV data
1
 using LTSpice to reproduce the waveforms indicated that the  
~150 V transient has a total duration of 0.1 µs.  Nearly identical transients occur approximately every 31.7 μs, with secondary smaller 
transients (values of ~138 V with a 0.05 µs duration) that precede each 150 V spike by about 6.8 µs. Additionally, Figure 6-1 
illustrates the elliptical output voltage in this run to have a peak-to-peak ripple of 63.6 V (excluding overvoltage transients) with an 
average voltage of 58.6 V. The voltage ripple results in the top portion of the waveform peaking above 65 V (the DC-DC converter’s 
maximum input) and coming to a maximum of ~101 V. Table 6-1 below summarizes this information. 
 
Table 6-1 
Elliptical Output Voltage, Trial 2, Resistance 16, Sprint, Data Summary 
Primary Transient Secondary Transient Peak-to-Peak Excluding Transients 
Full 
Waveform 
Peak 
Voltage (V) 
Duration 
(µs) 
Peak 
Voltage (V) 
Duration 
(µs) 
Max Voltage 
(V) 
Min Voltage 
(V) 
P-P Voltage 
(V) 
Avg Voltage 
(V) 
150 0.1 138 0.05 101 38 63 58.6 
 
 
Figure 6-1 
Elliptical Output Voltage, Resistance 16, Sprint, Full Waveform.  
                                                          
1
  CSV data not included in this report due to each run consisting of 50,000 points of data. 
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Figure 6-2 
150 V Transient of Elliptical Output Voltage, Resistance 16, Sprint.  
    
 When first powered on, the Enphase Micro-inverter has a five-minute wait time before it outputs any power [10]. During this 
time, the DC-DC converter sees an open load at its output. This condition does not allow current to flow, resulting in a rapid increase 
in the input voltage to the DC-DC converter during exercise . To prevent damage to the DC-DC converter during the inverter startup 
period, an alternative path must exist to either store or dissipate excess power safely and prevent the voltage from increasing to 
potentially destructive levels. Due to the possibility of damage to the elliptical, this project’s members decided to do no testing under 
the open load condition. 
 
Both instances require some sort of protection, presenting the challenge of having to maintaining power efficiency (defined 
as power into the DC-DC converter divided by power out of the elliptical) while preventing voltages over 65V reaching the converter. 
Because of the stark differentiation between the two scenarios, the two authors of this project have decided to devise two separate 
protection schemes with a primary focus on the protection required under normal operation. 
 
Chapter 7 Normal Operation Protection 
7.1 Topology Discussion 
Several different protection schemes exist for the protection of the DC-DC converter during the normal operation scenario. 
Each topology researched undergoes scrutiny to assess its ability to meet all design and efficiency requirements set forth in Chapter 2. 
 
7.1.1 Crowbar Devices 
One seemingly obvious solution to the transient overvoltages encountered at the elliptical output includes the use of a voltage 
crowbar. Standard crowbars typically consist of three main components: a zener diode, a resistor, and a silicon controlled rectifier 
(SCR), such as a thyristor [11]. Voltage transients that exceed the value of the diode drop plus the diode’s zener voltage (carefully 
chosen for values just below the operating limitations of the protected circuit) cause the circuit to enter into current-limiting mode as 
the resistor draws current [11]. The SCR activates by current pulses on its gate terminal (connected on the line between the zener and 
the resistor) and holds the output near ground as it conducts [11]. Crowbar circuits often include a fuse in their design since the SCR 
provides a direct, low impedance path to ground [11]. Figure 5-1 shows an example of a simple crowbar below. 
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Figure 7-1: 
Voltage Crowbar [12] 
 
Several improvements to the standard crowbar design exist including the addition of a capacitor at the gate of the SCR in 
parallel to the resistor [13]. This capacitance ensures that minimal voltage transients, including noise from the power supply, do not 
trigger the crowbar. Other improvements include the addition of a transistor at the gate of the SCR to improve the precision with 
which the SCR triggers [13]. Unfortunately, however, for this particular application, voltage crowbar devices demonstrate an 
impractical means of protection. The basic premise of the design involves sinking excess current to ground as voltages exceed the 
maximum value set forth by the zener – thereby dissipating generated power and restricting the overall efficiency of the entire project. 
  
7.1.2  Foldback Current Limiting 
 During the inverter’s startup mode, an open load across the DC-DC converter causes generated voltage to build up to 
dangerous levels. The only means of energy storage in this scenario includes costly batteries or super capacitors. The impracticality of 
these components in the protection circuitry design leads to the conclusion of having an alternate path for current to flow. The 
resulting path directly from the elliptical to ground, however, induces large amounts of current requiring large and expensive heat 
sinks or some sort of current limiting topology. One particular current limiting topology, known as foldback current limiting, folds the 
excess current back on itself (Figure 5-2) to minimize the amount of dissipated power under these overload conditions [11]. Although 
this topology proved promising for the inverter start-up protection application, it does not protect during normal operation. Moreover, 
the removal of a design/built/test iteration from the project plan (for reasons stated in Section 4.3) prevented further investigation of 
this topology. 
 
Figure 7-2: 
Foldback Current Limiting [11] 
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7.1.3 Transient Suppressors 
MOVs 
Zinc oxide transient suppressors known as metal oxide varistors (MOVs) operate as nonlinear resistors and behave 
electrically as bi-directional zener diodes [14]. Due to their high capacity for energy and low-cost, MOVs commonly appear in 
industry design [12]. However, after exposure to long, continuous current or repetitive current impulses, MOVs begin to degrade by 
becoming more and more conductive [15]. Ultimately, the varistors cease to operate correctly and require replacement. Trial 2 of 
elliptical testing offers evidence of repetitive current impulses that may require frequent replacement of any utilized MOVs. Though a 
an excellent means of protection as well as a cost effective solution in the short-run, MOVs violate the third marketing requirement  
(see Table 2-1) due to their unreliability. 
 
TVS Diodes 
Clamping device known as transient voltage suppressor (TVS) diodes utilizes a silicon PN junction to limit harmful voltage 
transients at both medium and high energy levels [16]. TVS diodes possess ample similarity to their zener diode counterparts in that 
they both operate in reverse breakdown as a type of avalanche diode. When the voltage exceeds the rating of the diode, it enters into 
avalanche breakdown mode and effectively clamps the voltage to a maximum level [16]. Although TVS diodes operate very similarly 
to other transient suppressors, however, they have the benefit of the speed over all other transient suppression devices [16]. 
 
While an excellent protection device, under the constraints of this project, TVS diodes pose the problem of reduced 
efficiency. Any voltage which exceeds the breakdown voltage of the TVS diode equates to lost power. Current sinks to ground 
through the alternate path provided by the diode therefore reducing the overall efficiency of the project. 
 
7.1.4 Decoupling and Filter Capacitors 
Like most DC power supplies, the output of the elliptical machine produces a series of periodic transients, or AC ripples. 
Introducing decoupling or filtering capacitors (rated appropriately for the size and frequency at which the transients occur) can 
effectively smooth the signal back to its desired DC value [17]. Though both types of capacitors smooth a DC signal and have similar 
composition, their difference lies in the respective applications of each. 
 
Applying decoupling capacitors, sometimes called bypass capacitors, between the different stages of a circuit can help to 
reduce the noise effects from one stage to the other [17]. The two electrical networks therefore become “decoupled” from each other. 
By connecting a decoupling capacitor in parallel with the circuit load, the ripple component of the DC signal can pass through to 
ground while the capacitor subsequently compensates for the droop in the voltage cause by large spikes in the current [17]. As 
previously stated, the only difference between decoupling capacitors and filter capacitors lies in their respective applications. Filter 
capacitors eliminate low frequency noise from a power supply while the decoupling capacitors handle transients at much higher 
frequencies [17]. Utilizing both capacitors in a circuit design can help to filter noise over a much greater bandwidth. Section 7.2 goes 
into further detail of the applications of capacitors for this project. 
 
7.2 Preliminary Testing and Simulation 
From the topology discussion in Section 7.1, decoupling and filter capacitors have the most promise for the protection of the 
DC-DC converter during normal operation. This section and each succeeding section discuss the first design/built/test iteration for this 
project using decoupling and filter capacitors. 
 
The first trial of elliptical testing for this project produced waveforms at the output of the elliptical that very much resembled 
the behavior of a sawtooth wave with high frequency voltage transients at the waveform’s respective peaks (see Figure 5-1 and Figure 
5-2). At the end of the trial, the authors quickly investigated the elliptical’s behavior with the addition of some additional capacitive 
filtering at the output utilizing a borrowed, high-voltage 2200 μF capacitor. A few high-resistance sprint tests (at resistance levels 15-
20), conducted with the capacitor connected in parallel to the elliptical’s internal 10 Ω resistor, produced waveforms consistent with 
theory. As expected, the filter capacitor completely eliminated the low frequency sawtooth effect and produced a flat line DC signal 
with only the high frequency voltage transients as seen in Figure 7-3 below. Since the on-hand 2200 μF capacitor produced the desired 
filtering effect, the circuit design uses this capacitor to eliminate project costs. 
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Figure 7-3: 
Elliptical Output Utilizing a 2200 μF Capacitor in Parallel with the Elliptical’s Internal 10 Ω Resistor  
 
The next step involved the development of an LT Spice model of the elliptical circuit accounting for various circuit 
impedances and inductances to accurately gauge the size of the decoupling capacitors required to completely eliminate noise from the 
elliptical output. However, many values, such as the internal impedance of the elliptical machine, proved immeasurable resulting in a 
simulation that did not accurately represent the circuit. Therefore, both partners deemed it necessary to order a selection of capacitors 
(values ranging from 1 pF to 1 μF) to determine the required values through trial and error testing. 
 
7.3 Design and Elliptical Testing 
Trial 3 of elliptical testing, conducted at a constant incline, resistance (level 16), and speed (120 RPM), consisted of varying 
the capacitance in parallel with the elliptical’s internal 10 Ω resistor while measuring the effect on the output. This trial of testing first 
individually tests each capacitor at the elliptical output to gauge which values have the desired smoothing effect on the high-frequency 
transients. The capacitors that successfully eliminated the transients, when paired together, helped to maximize the decoupling effect. 
Table 7-1 below summarizes the data collected from both phases of Trial 3. 
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Table 7-1: 
Trial 3 Elliptical Output Data Utilizing Capacitive Decoupling and Filtering 
Capacitance VO,AVG 
[V] 
VO,RMS 
[V] 
VO,MAX 
[V] 
IO,AVG 
[A] 
IO,RMS 
[A] 
IO,MAX 
[A] 
PO,AVG 
[W] 
PO,MAX 
[W] 
-* 40.240 40.702 80.1005 4.024 4.0702 8.0101 161.926 641.613 
1 μF 39.863 40.303 69.0959 3.9863 4.0303 6.9096 158.906 477.425 
0.47 μF 37.471 37.571 67.0356 3.7471 3.7571 6.7036 140.408 449.380 
0.1 μF 37.486 37.756 71.8095 3.7486 3.7756 7.1810 140.520 515.664 
0.047 μF 36.349 36.751 71.8597 3.6349 3.6751 7.1860 132.125 516.384 
0.022 μF 38.415 38.879 79.0959 3.8415 3.8879 7.9096 147.571 625.617 
0.01 μF 38.666 39.124 77.5883 3.8666 3.9124 7.7588 149.506 601.992 
0.0047 μF 38.601 39.051 78.2919 3.8601 3.9051 7.8292 149.004 612.963 
0.0022 μF 37.516 37.930 79.0959 3.7516 3.7930 7.9096 140.745 625.617 
1000 pF 35.874 36.246 62.1110 3.5874 3.6246 6.2111 128.694 385.778 
470 pF 36.379 36.757 57.3873 3.6379 3.6757 5.7387 132.343 329.328 
220 pF 37.713 38.105 76.9347 3.7713 3.8105 7.6935 142.227 591.897 
100 pF 37.857 38.253 76.7337 3.7857 3.8253 7.6734 143.315 588.808 
47 pF 36.096 36.495 71.1100 3.6096 3.6495 7.1110 130.292 505.663 
22 pF 36.807 37.242 73.7688 3.6807 3.7242 7.3769 135.476 544.185 
10 pF 38.441 38.910 73.3668 3.8441 3.8910 7.3367 147.771 538.270 
1 pF 37.468 37.908 62.5126 3.7468 3.7908 6.2513 140.385 390.785 
470pF+220pF 39.890 40.327 54.7487 3.9890 4.0327 5.4749 159.121 299.744 
1000pF+220pF 37.976 38.371 49.2462 3.7976 3.8371 4.9246 144.218 242.518 
1000pF+470pF 37.432 37.820 48.4422 3.7432 3.7820 4.8442 140.115 234.664 
1000pF+470pF+220pF 35.772 36.115 46.0302 3.5772 3.6115 4.6030 127.964 211.877 
2200uF+0.47μF+1000pF+470pF+220pF 38.009 38.010 39.3659 3.8009 3.8010 3.9366 144.468 154.968 
2200uF+1μF+1000pF+470pF+220pF 40.186 40.187 42.0101 4.0186 4.0187 4.2010 161.491 176.484 
2200uF+1000pF+470pF+220pF 37.334 37.337 43.2161 3.7334 3.7337 4.3216 139.383 186.763 
2200uF+1000pF+470pF+220pF+100pF 38.866 38.869 44.6482 3.8866 3.8869 4.4648 151.057 199.345 
2200uF+2200pF+1000pF+470pF+220pF 38.370 38.371 41.6080 3.8370 3.8371 4.1608 147.226 173.123 
*From Trial 2 data with no added parallel capacitance. 
 
 The table above shows a significant reduction in the maximum voltage and current spikes occurring at capacitor values of 
1000 pF, 470 pF, and 1 pF. Placing more than one capacitor in parallel enhanced the decoupling effects with the greatest peak 
reduction at capacitor values of 1000 pF, 470 pF, and 200 pF as seen in Figure 7-4. The addition of the 2200 μF filter capacitor, 
however, increased the transient effects on the output (Figure 7-5). A few intermediary capacitors added individually to the circuit, 
however, helped to restore the output smoothing. The data shows that with an additional 0.47 μF capacitor, the output of the elliptical 
becomes effectively devoid of overvoltage transients. Figure 7-6 displays the final configuration output with the following five 
capacitor values: 2200 μF, 0.47 μF, 1000 pF, 470 pF, and 220 pF. 
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Figure 7-4: 
Elliptical Output with 1000 pF, 470 pF, and 220 pF Caps in Parallel with 10 Ω Resistor 
 
 
 
Figure 7-5: 
Elliptical Output with 2200 μF, 1000 pF, 470 pF, and 220 pF Caps in Parallel with 10 Ω Resistor 
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Figure 7-6: 
Elliptical Output with 2200 μF, 0.47 μF, 1000 pF, 470 pF, and 220 pF Caps in Parallel with 10 Ω Resistor 
 
7.4 Finalized Design Conclusions 
As stated previously, the combined effect of both a large filter capacitor and smaller decoupling capacitors helps to smooth 
out any noise from the elliptical generator along the output. The filter capacitor effectively flattens out any large fluctuations in the 
waveform back down to the average value of the signal. On the other hand, the decoupling capacitors deal with any high frequency 
transients that exceed the limitations of the DC-DC converter at the input. With the addition of increased numbers of decoupling 
capacitors over a range of values, the transient effects become increasingly smaller. Testing proved that five capacitors in total 
produced the desired filtering effect on the elliptical signal. Figure 7-7 below displays the final capacitor configuration determined 
from Trail 3 testing as described in Section 7.3. Figure 7-6 above (also analyzed in Section 7.3) portrays the waveform generated with 
the addition of this circuit to the elliptical output across a 10 Ω load (mirrored by the DC-DC converter) under normal operating 
conditions. Testing under these conditions confirmed a maximum deviation of only 3.57% from the average voltage of the signal, 
therefore confirming the operation of the circuit as effective overvoltage protection. Moreover, additional testing in Trial 4 with the 
Inverter Startup Protection Circuit, described in Chapter 8, confirms the operation of this protection scheme over the entire operational 
range of the elliptical machine including under maximum input conditions. 
 
 
Figure 7-7: 
Final Capacitive Filtering/Decoupling Diagram 
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Chapter 8 Inverter Startup Protection Circuit (ISPC) 
8.1 Start-Up Protection Requirements 
As discussed in chapter 6, when first powered on, the Enphase Micro-inverter enters a five-minute start-up period [9] [10], 
during which the DC-DC converter output connects to an open load. When subjected to an open load, no path exists to dissipate the 
power generated by the elliptical, resulting in the voltage at the input of the DC-DC converter increasing with time until damaging the 
converter. In order to provide adequate protection to the DC-DC converter during this case, an alternate path for power dissipation 
must exist. However, to ensure maximum power delivery to the DC-DC converter during normal operation, the alternate path must 
disallow power flow when the inverter start-up completes.  
 
8.2 Start-Up Protection Design 
To that end, the basic design of the circuit requires detecting when current passes from the output of the DC-DC converter 
into the inverter. To accomplish this, the circuit utilizes a simple current sensing resistor [18] (connected in series between the DC-DC 
converter and the inverter) with a LTC6101 comparator [19] connected to detect a voltage drop that would result from current flowing 
through the resistor. The output of the comparator would hold high with current flow and low otherwise. Then, by inverting the 
comparator output with, the BC547B transistor, Q1 [20], and amplifying it through, the Qmje182 transistor, Q2 [21], the signal holds 
high in the absence of current flow and low otherwise. The resulting signal could then control a switch, the Qnjw3281g transistor, Q3 
[22] – turning the switch off when current flows through the sense resistor and on otherwise. The switch would connect an alternate 
path to ground, and to facilitate power dissipation, the elliptical’s on board 10 Ω resistor connects in series with the switch. See Figure 
8-1 below for a circuit diagram of the ISPC itself, and Figure 8-2 for the ISPC with the DC-DC converter in place. 
 
 
Figure 8-1: 
Inverter Startup Protection Circuit Design 
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Figure 8-2: 
Inverter Start-Up Case Protection Circuit Design With DC-DC Converter 
8.2.1 Simulation without DC-DC Converter 
A simulation of the ISPC using the circuit diagram shown in Figure 8-3 allows for simulation based testing of the design to 
verify the operation of the circuit without requiring the significant simulation time required to simulate the DC-DC converter designed 
by Kou [2]. The circuit uses a simple 10 Ω load in place of the DC-DC converters input, and a 37 V DC voltage source in place of the 
DC-DC converter’s output. For the load of the circuit, a current source starting at 0 A and switching to 8 A at 1.5 ms, allows for 
testing with no current, full load current, and a current switching from none to high through the current sense resistor R1. 
 
Figure 8-3: 
Inverter Start-Up Case Protection Circuit, Set Up For Simulation 
 
To indicate proper operation of the ISPC, while the load current (I_to_inverter) remains low, the voltage across the collector-
emitter of Q3 (startup_alternate_path) remains low, indicating a voltage drop equal to the input voltage minus the VCE of Q3 across the 
resistor Relliptical. A voltage drop across Relliptical entails a current flowing from the source, through Relliptical and to ground 
through Q3. Figure 8-4 demonstrates that the VCE of Q3 (startup_alternate_path) does indeed remain low while the load current 
(I_to_inverter) remains at zero.  
 
Additionally, when the load current switches high, the voltage VCE of Q3 must rise to match the input voltage (v_dc-
dc_conv_in). With the VCE of Q3 equal to the input voltage, the voltage drop across Relliptical, V(v_dc-dc_conv_in) – 
V(startup_alternate_path), becomes zero, meaning that no current flows from the source through Relliptical and Q3. Figure 8-4 
demonstrates this as well after 1.5 ms.  
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Figure 8-4: 
Input Voltage, Vce of Q3, and Load Current of Inverter Start-Up Case Protection Circuit 
 
As seen in Figure 8-5, the alternate path switch Q3 dissipates a significant amount of power, ~7.25 W, while switched on, 
and 0 W when switched off. During switching Q3 sees a peak power dissipation of up to ~105 W, however, the duration of the peak is 
relatively short at only ~10 µs for the entire peak. When considering the fact that Q3 should only switch once when the Inverter 
startup period finishes, and not need to switch again until the inverter must go through startup again, the power from this peak does 
not contribute much to the overall average power dissipation of Q3. However, the power dissipation during that switching peak 
requires consideration when selecting a switch, because the switch Q3 must remain within its safe operating area at all times in order 
to meet the requirements of this project. 
 
 
 
Figure 8-5: 
Power Dissipation Through the Alternate Path Switch Q3 
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Figure 8-6: 
Close-Up of Power Dissipation, VCE, and IC of Q3 During Switching 
 
The figures above verify proper operation of the design when simulated without the converter. With the initial verification 
complete, the design requires additional simulation to verify proper operation of the circuit with the DC-DC converter in place. 
Additionally, simulation with the DC-DC converter provides data on the expected power requirements for the final design. 
 
8.2.2 Simulation with DC-DC Converter 
As mentioned in Section 8.2.1, the design requires additional simulation to verify proper operation of the circuit with the DC-
DC converter in place and to provide data on the expected power requirements for the final design. 
 
Identically to Section 8.2.1, when simulating the design with the DC-DC converter in place, to indicate proper operation of 
the ISPC, while the load current (I_to_inverter) remains low, the voltage across the collector-emitter of Q3 (startup_alternate_path) 
remains low, indicating a voltage drop equal to the input voltage minus the VCE of Q3 across the resistor Relliptical. A voltage drop 
across Relliptical entails a current flowing from the source, through Relliptical and to ground through Q3. Figure 8-7 demonstrates that the 
VCE of Q3 (startup_alternate_path) does indeed remain low while the load current (I_to_inverter) remains at zero.  
 
Additionally, when the load current switches high, the voltage VCE of Q3 must rise to match the input voltage (v_dc-
dc_conv_in). With the VCE of Q3 equal to the input voltage, the voltage drop across Relliptical, V(v_dc-dc_conv_in) – 
V(startup_alternate_path), becomes zero, meaning that no current flows from the source through Relliptical and Q3. Figure 8-7 
demonstrates this as well after ~1.8 ms. 
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Figure 8-7: 
Input Voltage, Vce of Q3, and Load Current of ISPC with DC-DC Converter 
 
The power dissipation through Q3, when simulating with the DC-DC converter in place, remains identical to the simulation 
in Section 8.2.1, with  ~7.25 W, while switched on, 0 W when switched off, and a 10 µs peak of ~105W. Additionally, the same 
conditions as in Section 8.2.1 apply, meaning that the high power peak holds importance in determining component selection, to 
remain within the switches safe operating area, but does not contribute significantly to the overall average power dissipation. 
 
  
 
Figure 8-8: 
Power Dissipation Through the Alternate Path Switch Q3 with DC-DC Converter 
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Figure 8-9: 
Close-Up of Power Dissipation, Vce, and Ic of Q3 During Switching with DC-DC Converter 
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8.3 Thermal Considerations 
When turned on, the alternate current path transistor Q3 sinks a maximum of 6.5 A, with a VCE of ~1.1 V. The resulting 
power, ~7.25 W across Q3, dissipates as heat. That heat can cause the component to heat up, and without adequate protection, the 
component would continue to heat up until it burnt out. In order to dissipate the heat safely, the component requires a heatsink. The 
following equation (8.1) allows the calculation of the thermal resistance for the heatsink that provides adequate heat dissipation, by 
rearranging the equation and solving for     ,  as shown in equation (8.2) [2]. 
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The maximum component power dissipation      equals ~7.25 W. The maximum junction operating temperature,      , 
chosen for the project equals 100°C, while the ambient air temperature   equals 40°C. From the datasheet of Q3 [22] ,      equals 
0.625°C/W. Assuming a     of 0.15°C/W.  
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The calculation shown in equation (8.3) gives a      of        ⁄  as the maximum allowed heatsink to air thermal resistance. After 
researching available heatsinks, the V8813Y heatsink [23] shown below in Figure 8-10 exceeded the requirement for thermal 
resistance, with a thermal resistance of just     ⁄ . With a thermal resistance of nearly half the calculated value, the V8813Y 
heatsink should adequately dissipate the heat generated during the inverter’s startup phase. 
 
Figure 8-10: 
V8813Y Heatsink [23] 
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8.4 Inverter Startup Protection Testing 
8.4.1 Overview of Circuit Undergoing Testing 
This test plan verifies the operation of the Inverter Startup Protection Circuit shown below in Figure 1. As discussed in 
Chapter 6, the inverter (connected as the load of the DC-DC converter) enters a start-up phase when first turned on. During start-up, 
the inverter blocks all current flow from the DC-DC converter and effectively creates an open load. As a result, with no available path 
to dissipate power the elliptical continues to build voltage past the operating limits of the DC-DC converter. 
To alleviate the possibility for damage to the DC-DC converter requires an alternate path to dissipate power until the inverter 
finishes start-up. However, when the inverter enters into its normal mode of operation, all power must route through the DC-DC 
converter. To achieve this, the circuit discussed in Section 8.2, uses a high side current sense circuit to detect current flow into the 
inverter from the DC-DC converter. The output of the current sense circuit can turn on an alternate path when no current flows, and 
turn off the alternate path when current does flow to the inverter. 
  
 
Figure 8-11: 
ISPC Diagram in Testing Configuration 
 
8.4.2 Test Strategy 
Testing Specifications 
As discussed above, the Inverter Startup Protection Circuit must provide an alternate path for power until the inverter finishes 
its start-up phase. To that end, the specifications for the circuit are as follows: 
 The circuit must detect current flow from the DC-DC converter to the inverter.  
 The alternate path must turn on in the absence of current flow from the DC-DC converter to the inverter. 
 The alternate path must turn off when current flows from the DC-DC converter to the inverter. 
 The alternate path must safely dissipate all of the power produced by the elliptical, with a max of 65V and 6.5A 
 
Testing Wiring Diagram 
 
Figure 8-12: 
Wiring Block Diagram for ISPC Testing 
 
Test Pass/Fail Criteria 
In order for the Inverter Startup Protection Circuit to pass testing, it must fully meet all of the above specifications. 
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Test Equipment 
 DC Voltage Source 
 Electronic Load 
 Oscilloscope 
 2 Scope Probes 
 Banana to Grabber Cables 
 
Phases of Testing 
Using a DC Source 
Before testing the ISPC using the elliptical machine as a source (as it would under normal operating conditions), it must first 
undergo a series of preemptive tests to prevent any damage to the exercise equipment or ISPC. Thus, the first phase of testing utilizes 
a constant DC source at the input to emulate the output of the elliptical after it has passed through the DC-DC converter’s input 
protection circuit. 
 
Initial Proof of Operation Test 
Basic operation of the ISPC first undergoes testing using a source meter to supply a small DC voltage to the input of the test 
circuit under a small constant load. To ensure the current sense resistor works for its intended application, a digital multimeter 
connected to the output of the LTC6101HV [19] can measure and determine if the output coincides with the expected output. An 
appropriate output entails an output of 0V when no current flows through the sense resistor and a positive voltage when current flows 
through it. 
Assuming the LTC6101HV output correctly matches the expected results, a multimeter measures the voltage and current 
across the alternate power path switch Q3 in both the on state and the off state. These measurements can confirm that the output of the 
LTC6101HV can correctly switch on and off Q3. 
 
Varied Input Testing 
The switching application of the ISPC undergoes testing by varying the input on the ISPC and using a multimeter to check 
the current through the transistors Q1, Q2, and Q3, both while the ISPC connects to an open load, 0A, and while connected to a 
constant current load of 0.5A. Ensuring that the transistor Q3 can properly sink current to ground through Relliptical with an open 
load, holds top priority in this test. Comparison of the results of this test and the respective simulation results at the different input 
voltages can verify that the ISPC turns on and off appropriately. 
 
Maximum Input Test 
The last phase of testing requires the DC source to output a maximum 65 V (the maximum output from the converter 
protection circuitry) with an open load across the output of the ISPC, to test the circuit under maximum power conditions. The 
purpose of this test is to ensure that the power dissipated across Q3 does not exceed the ratings on the datasheet and that the heatsink 
for Q3 can appropriately protect the transistor from damage by dissipating excess heat. 
Unfortunately, for this project a DC source capable of outputting 65V and 6.5A was not available, thus the maximum input 
testing with a DC source, during this project, remains 60V and 6A. 
 
Using the Elliptical as a Source 
Phase two of testing utilizes the Precor elliptical machine as the input DC source to the ISPC. This phase of testing seeks to 
verify that the ISPC operates coherent to simulation results under standard operating conditions. Tests using the elliptical machine 
must also include the overvoltage protection filtering capacitors at the input of the ISPC as seen in Figure 8-11. 
 
Initial Proof of Operation Test 
Basic operation of the ISPC first undergoes testing using the Precor elliptical output connected through the converter 
overvoltage protection circuit to supply a small DC voltage to the input of the test circuit under a small constant load. To ensure the 
current sense resistor works for its intended application, a digital multimeter connected to the output of the LTC6101HV [19] can 
measure and determine if the output coincides with the expected output. An appropriate output entails an output of 0V when no 
current flows through the sense resistor and a positive voltage when current flows through it 
Assuming the LTC6101HV output correctly matches the expected results, a multimeter measures the voltage and current 
across the alternate power path switch Q3 in both the on state and the off state. These measurements can confirm that the output of the 
LTC6101HV can correctly switch on and off Q3. 
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Varied Input Testing 
The switching application of the ISPC undergoes testing with the elliptical at several constant speeds over a range of 
resistance levels and using a multimeter to check the current through the transistors Q1, Q2, and Q3, both while the ISPC connects to 
an open load, and while connected to a load varied from 0A to 7.5A. Ensuring that the transistor Q3 can properly sink current to 
ground through Relliptical, with an open load, holds top priority in this test. Comparison of the results of this test and the respective 
simulation results at the different input voltages can verify that the ISPC turns on and off appropriately and that the output from the 
test circuit to the converter does not exceed the maximum rated conditions of 65 V and 6.5 A. 
 
Maximum Input Test 
A resistance level 16 at full user sprint, identified through previous experimentation as seen in Table 5-2, provides the 
maximum output condition using the elliptical machine. Under these conditions, the elliptical voltage has voltage transients that peak 
at ~150V and an average DC value of ~60V. Passing through the DC-DC converter input protection circuitry, however, limits the 
elliptical output to a maximum of 65 V while keeping the average DC voltage as near to the original as possible. Because of the 
difficulty of maintaining a full sprint long enough for testing the ISPC, instead a constant speed of 150 strides per minute (SPM) at 
resistance level 16 shall approximate the maximum conditions. The converter protection circuitry should limit the input to the ISPC to 
a maximum of 65 V at both speeds, thus making 150 SPM an adequate approximation of maximum input conditions. 
As with the DC source, the purpose of this test is to ensure that the power dissipated across Q1, Q2, and Q3 does not exceed 
the respective ratings on their datasheets and that the heatsink for Q3 can appropriately protect the transistor from damage by 
dissipating excess heat. 
 
8.4.3 Test Plan 
Test Conditions 
In order to test the ISPC under the same conditions for both segments of testing, using a DC source and using the elliptical, 
the circuit shown below in Figure 8-13 combines the filtering capacitors from chapter 7 of this report, with the ISPC design to ensure 
that when connected to the elliptical, voltages stay below 65V. When using the electronic load, a constant current of 0.5A allowed for 
fully testing the circuit, as the operation of the circuit does not depend on the load current. 
 
 
Figure 8-13: 
ISPC in Testing Configuration with Capacitive Filtering on Input 
 
For testing, a circuit layout on a perfboard was designed as shown in Figure 8-14, and the components soldered to the board. 
This prototype allows for sufficient testing of the circuit without the worry of a possible bad connection that is more likely when using 
a breadboard.  However, due to the design of the perfboard layout, this testing prototype would not allow for testing with the DC-DC 
converter without first undergoing modifications. Figure 9-2, shows an example of a modified perfboard layout for use with the DC-
DC converter.  
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Figure 8-14: 
ISPC Perfboard Layout 
Test Setup 
To setup the circuit for testing, connect the input of the ISPC to the DC source or elliptical generator, and the output of the 
ISPC to the 10Ω resistive or Electronic load. Scope probes measure the input voltage and Vce(Q3). For safety during testing, cover the 
circuit, in case of part failure. 
 
Test procedure 
Using a DC Source 
Initial Proof of Operation Test 
1. Setup the test circuit as described above in Figure 8-12 and the Test Setup section. 
2. Set the electronic load to a constant current of 0.5A.  
3. Set the DC source voltage to 10V. 
4. Record average voltage measurements for Vs and Vce(Q3) from oscilloscope. 
5. Set the electronic load to 0A. 
6.  Record average voltage measurements for Vs and Vce(Q3) from oscilloscope. 
 
Varied Input Testing 
1. Setup the test circuit as described above in Figure 8-12 and the Test Setup section. 
2. Set the electronic load to a constant current of 0.5A.  
3. Set the DC source voltage to 10V. 
4. Record average voltage measurements for Vs and Vce(Q3) from oscilloscope. 
5. Set the electronic load to 0A. 
6.  Record average voltage measurements for Vs and Vce(Q3) from oscilloscope. 
7. Repeat step 2 through step 6, incrementing the DC source up to 60V  
 
Maximum Input Test 
1. Setup the test circuit as described above in Figure 8-12 and the Test Setup section. 
2. Set the electronic load to a constant current of 0.5A.  
3. Set the DC source voltage to 65V. 
4. Record average voltage measurements for Vs and Vce(Q3) from oscilloscope. 
5. Set the electronic load to 0A. 
6.  Record average voltage measurements for Vs and Vce(Q3) from oscilloscope. 
 
Note:This portion of the procedure went uncompleted due to the lack of a DC source capable of outputting 65V and 6.5A.  
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Using the Elliptical as a Source 
Initial Proof of Operation Test 
1. Setup the test circuit as described above in Figure 8-12 and the Test Setup section. 
2. Connect the 10Ω resistive load to the circuit. 
3. Operate the elliptical, with a resistance level of 4, at a constant 120 SPM. 
4. Capture the oscilloscope trace by pressing the stop button on the scope, save the scope data in .csv format, and record 
average voltage measurements for Vs and Vce(Q3). 
5. Disconnect the 10Ω resistive load, leaving an open load. 
6. Operate the elliptical, with the same resistance level, at a constant 120 SPM. 
7. Capture the oscilloscope trace by pressing the stop button on the scope, save the scope data in .csv format, and record 
average voltage measurements for Vs and Vce(Q3). 
 
Varied Input Testing 
1. Setup the test circuit as described above in Figure 8-12 and the Test Setup section. 
2. Connect the 10Ω resistive load to the circuit. 
3. Operate the elliptical, with a resistance level of 4, at a constant 120 SPM. 
4. Capture the oscilloscope trace by pressing the stop button on the scope, save the scope data in .csv format, and record 
average voltage measurements for Vs and Vce(Q3). 
5. Disconnect the 10Ω resistive load, leaving an open load. 
6. Operate the elliptical, with the same resistance level, at a constant 120 SPM 
7. Capture the oscilloscope trace by pressing the stop button on the scope, save the scope data in .csv format, and record 
average voltage measurements for Vs and Vce(Q3). 
8. Repeat step 2 through step 7 incrementing the resistance level of the elliptical by 2 until the max of 20. 
 
Maximum Input Test 
1. Setup the test circuit as described above in Figure 8-12 and the Test Setup section. 
2. Connect the 10Ω resistive load to the circuit. 
3. Operate the elliptical, with a resistance level of 16, at as fast a sprint as possible. 
4. Capture the oscilloscope trace by pressing the stop button on the scope, save the scope data in .csv format, and record 
average voltage measurements for Vs and Vce(Q3). 
5. Disconnect the 10Ω resistive load, leaving an open load. 
6. Operate the elliptical, with the same resistance level, at as fast a sprint as possible 
7. Capture the oscilloscope trace by pressing the stop button on the scope, save the scope data in .csv format, and record 
average voltage measurements for Vs and Vce(Q3). 
 
  
40 | P a g e  
 
8.4.4 Design Testing 
Testing Results 
Using a DC Source 
Initial Proof of Operation Test 
Following the procedure described in the Test Procedure – Using a DC Source - Initial Proof of Operation Test section 
above, the ISPC underwent initial testing yielding the results shown in Table 8-1.  
 
With the electronic load set to constant current mode at 0.5A, with an input voltage of 10V, the voltage Vce(Q3) equals 
~10V. This means that the voltage drop across Relliptical equals ~0V, resulting in no current flow through the alternate path. Then 
with the electronic load set to 0A, effectively an open load, the voltage Vce(Q3) equals ~1.45V. This gives a voltage drop across 
Relliptical of Vin – Vce(Q3) = 8.55V, resulting in 8.55V / 10Ω = 0.855A of current flowing through the alternate path. 
 
Table 8-1: 
ISPC Initial Proof of Operation Test using DC Source for Input 
  
VIN [V] 
10 
VCE(Q3) 0A Load [V] 1.45 
VCE(Q3) 0.5A Load [V] 10.7 
 
The results of this test demonstrate perfectly the ISPC’s ability to turn on the alternate path when the current sense resistor 
detects no load current flow, and turn off when current flows through the current sense resistor. 
 
Varied Input Testing 
Following the procedure described in the Test Procedure – Using a DC Source - Varied Input Testing section above, the 
ISPC underwent testing with input voltage varied from 10V to 60V, yielding the results shown in Table 8-2.  
 
As in the Initial Proof of Operation Test, for all input voltages tested, when the electronic load equaled 0.5A the voltage 
Vce(Q3) equaled approximately Vin, and when the load equaled 0A, Vce(Q3) equaled a low voltage.  
Table 8-2: 
ISPC Varied Input Testing Data using DC Source for Input 
  
VIN [V] 
10 15 20 25 30 35 40 45 50 55 60 
VCE(Q3) 0A Load [V] 1.45 1.59 1.67 1.86 1.96 1.97 2.09 2.57 2.63 2.74 2.65 
VCE(Q3) 0.5A Load [V] 10.7 15.6 20.9 25.8 30.9 35.9 40.3 46.7 51.3 56.3 61.1 
 
These results prove the ISPC’s ability to continue to turn on and off the alternate path as needed, no matter the input voltage 
within the input voltage range of 10V to 60V.  
 
Additionally, during this phase of testing, informal checks of Q3’s case and heatsink temperate found Q3 and the heatsink to 
rise in temperature when turned on. However, even when subjected to up to an input voltage of 60V for over 5 minutes, the 
temperature of the case and heatsink remained low enough to touch and handle easily without any danger of a burn for any duration 
(tested up to 30 seconds of contact with the device case). This information tells us very roughly that the surface temperature of Q3 
when turned on and subjected to a 60V input for 5 minutes, remains at or below ~50°C [24]. The value of 50°C comes from the fact 
that 44°C is the minimum temperature at which a surface touching human skin can cause a burn (if subjected for long durations), and 
at 60°C 5 seconds of contact can cause a first degree burn thus 50°C acts as a rough estimate falling between those two values.  
 
Maximum Input Test 
This portion of the procedure went uncompleted due to the lack of a DC source capable of outputting 65V and 6.5A. 
However, with the favorable results seen at a 60V input, the members of this project decided to skip the maximum input testing with a 
DC source. A favorable result in the maximum input with the elliptical as a source test, serves as validation for the claim that the 
design operates correctly without the need of running the maximum input with a DC source test.  
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Using the Elliptical as a Source 
Initial Proof of Operation Test 
Following the procedure described in the Test Procedure – Using the Elliptical as a Source - Initial Proof of Operation Test 
section above, the ISPC underwent initial testing yielding the results shown in Table 8-3.  
 
With the 10Ω resistive load connected, and the elliptical connected as the input, set to resistance level 4, at 120 SPM, the 
input voltage Vin equals ~11.3V and the voltage Vce(Q3) equals ~11.4V. This means that the voltage drop across Relliptical equals 
~0V, resulting in no current flow through the alternate path. Then with the 10Ω resistive load disconnected, leaving an open load, the 
input voltage equals ~11.8V and the voltage Vce(Q3) equals ~0.6V. This gives a voltage drop across Relliptical of Vin – Vce(Q3) = 
11.2V, resulting in 11.2V / 10Ω = 1.12A of current flowing through the alternate path. To visualize the result, the scope data saved 
during this phase of testing are below in Figure 8-15 and Figure 8-16, with the verbose data for all ISPC tests using the elliptical in 
appendix D. 
Table 8-3: 
ISPC Initial Proof of Operation Test using Elliptical for Input 
Res. Level Speed Load [Ω] Vs,MAX [V] Vs,AVG [V] VCE(Q3),AVG [V] 
4 
120 
SPM 
∞ 13.01 11.77 0.58 
10 12.80 11.34 11.43 
 
 
Figure 8-15: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 4, 120 SPM, No Load, with Smoothing Capacitors 
 
Figure 8-16: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 4, 120 SPM, 10Ω Load, with Smoothing Capacitors 
42 | P a g e  
 
 
The results of this test demonstrate the ISPC’s ability to turn on the alternate path when the current sense resistor detects no 
load current flow, and turn off when current flows through the current sense resistor. This test, unlike the DC source test, proves 
correct operation even when the inputting an imperfect DC signal such as the filtered voltage from the elliptical, which still maintains 
small amounts of noise/ripple. 
 
Varied Input Testing 
Following the procedure described in the Test Procedure – the Elliptical as a Source - Varied Input Testing section above, the 
ISPC underwent testing with input voltage varied from 10V to 50V, yielding the results shown in Table 8-4.  
 
As in the Initial Proof of Operation Test, for all input conditions tested, when attached to the 10Ω resistive load, the voltage 
Vce(Q3) equaled approximately Vin, and with an open load, Vce(Q3) equaled a low voltage. 
 
Table 8-4: 
ISPC Varied Input Testing Data using Elliptical for Input 
Res. Level Speed Load [Ω] Vs,MAX [V] Vs,AVG [V] VCE(Q3),AVG [V] 
4 120 SPM 
∞ 13.01 11.77 0.58 
10 12.80 11.34 11.43 
6 120 SPM 
∞ 17.85 16.87 0.61 
10 17.74 16.48 16.58 
8 120 SPM 
∞ 22.23 20.99 0.45 
10 21.20 20.08 20.30 
10 120 SPM 
∞ 27.39 25.69 0.51 
10 28.03 26.28 26.59 
12 120 SPM 
∞ 32.06 30.31 0.53 
10 32.20 30.50 30.89 
14 120 SPM 
∞ 37.74 36.15 0.58 
10 36.48 35.22 35.62 
16 120 SPM 
∞ 40.73 39.50 0.59 
10 40.30 39.06 39.51 
18 120 SPM 
∞ 44.67 43.46 0.65 
10 44.45 43.29 43.79 
20 120 SPM 
∞ 49.75 48.47 0.68 
10 48.56 47.40 48.00 
 
These results prove the ISPC’s ability to continue to turn on and off the alternate path as needed, no matter the input voltage 
within the input voltage range of 10V to 50V, while using the elliptical as an input. 
 
Maximum Input Test 
Following the procedure described in the Test Procedure – Using the Elliptical as a Source – Maximum Input Test section 
above, the ISPC underwent maximum input testing yielding the results shown in Table 8-3.  
 
Exactly as intended, with the 10Ω resistive load connected the input voltage equaled ~61.5V and the Vce(Q3) approximately 
equaled Vin at ~62.1V, resulting in no current flow through the alternate path. While with an open load Vin equaled ~62.0V and 
Vce(Q3) maintained a low voltage of only ~0.8V, resulting in a voltage drop across Relliptical, indicating current flow through the 
alternate path. 
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Table 8-5: 
ISPC Maximum Input Test Data using Elliptical for Input 
Res. 
Level 
Speed 
Load 
[Ω] 
Vs,MAX 
[V] 
Vs,AVG 
[V] 
VCE(Q3),AVG 
[V] 
16 Sprint 
∞ 66.46 62.03 0.80 
10 65.64 61.51 62.18 
 
Testing Conclusions 
The ISPC succeeded in operating correctly through all six phases of testing, and meeting all required specifications listed in 
the Testing Specifications section above.  
 
8.5 Start-Up Protection Conclusions 
As shown through simulation, with and without the DC-DC converter, and through testing, with a DC source, and with the 
elliptical, the ISPC adequately meets all the requirements set for it. Additionally, the simple nature of the circuit and limited number of 
components results in a relatively low implementation cost and easy manufacturing process. With the alternate path turned off, power 
loss in the ISPC circuit, while not zero, remains insignificant. Thus, the members of this projects team determine the ISPC design 
adequate for implementation into the final design of the EHFEM project’s DC-DC Converter Input Protection Circuit. 
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Chapter 9 Combined Final Design 
The Final Design for this project incorporates both the Normal Operation Protection design, seen in Chapter 7, and the 
Inverter Startup Protection Circuit design, seen in Chapter 8. The Final design incorporates both designs simply by connecting them in 
series, with the Normal Operation Protection filtering capacitors connected from the input of the ISPC to ground; the completed 
design appears below in Figure 9-1. 
 
 
Figure 9-1: 
Finalized Design Circuit 
 
During the testing in Chapter 8, the ISPC underwent through testing using a prototype circuit laid out on a perfboard. The 
prototype, shown in Figure 8-14 , though designed to test the ISPC, additionally included the Normal Operation Protection filtering 
capacitors to allow for safe testing using the elliptical. Thus, the testing preformed in section 8.4 of the report actually covers testing 
for the final design. Refer to Section 8.4 for the testing procedure and testing results of the final design. 
 However, as mentioned in section 8.4.2 the perfboard used for testing in chapter 8 does not allow for connecting the DC-DC 
converter into the circuit. An example layout, which would allow for connecting the DC-DC converter, appears below in Figure 9-2.  
 
 
Figure 9-2: 
Modified Perfboard Layout for use with DC-DC Converter 
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The bill of materials for the final design appears in Figure 9-1 below.  
 
Table 9-1: 
Bill of Materials for Final Design 
Design 
Segment 
Cost (US$) Part 
Capacitive  
Filtering 
1.15 0.47 μF Capacitor 
0.40 1000 pF Capacitor 
0.38 470 pF Capacitor 
0.32 220 pF Capacitor 
5.00 2.2 mF Capacitor 
Inverter Startup 
Protection 
1.20 MJE182 NPN Transistor 
0.52 BC547B PNP Transistor 
4.05 LTC6101HV Current Sense Amplifier 
2.64 NJW3281G NPN Transistor 
1.44 Heatsink 
0.77 0.01 Ω Resistor 
0.95 SOT23 to DIP Adapter 
0.75 Header Pins 
Total Costs 19.57 Sum of Design Costs 
  
Since, all testing in Chapters 7 and 8 concluded successfully, and since the testing of Chapter 8 covers the required testing for 
the final design, no additional testing is required to verify that the final design meets specifications. Conclusions about the project and 
the final design, as well as comments for future EHFEM projects follow in Chapter 10. 
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Chapter 10 Conclusions and Future Projects 
 
Prior characterization of the elliptical machine for previous EHFEM projects concluded maximum average values of 60 V 
and 6 A along the output with overvoltage transients peaking at ~100 V [2]. As a result, Martin Kou designed his DC-DC converter 
for the overall project to have maximum specifications of 65 V and 6.5 A at the input of the converter with an include overvoltage 
protection scheme of up to 100 V [2]. Unfortunately, however, the designed circuit, including protection, failed under testing, 
therefore inducing the need for this project [2]. 
 
To verify the validity of previous testing and to ensure full protection of the DC-DC converter under all possible conditions, 
this project carried out extensive testing of the elliptical machine to fully characterize the output of the elliptical generator. The 
outcome of these tests, described in detail in Chapter 5, verified that the output of the elliptical generator exceeded the proposed 
limitations by other EHFEM projects. Maximum average output values peaked at 64.591 V and 6.459 A under full sprint testing with 
overvoltage transients that reached as high as 150.251 V almost every 30 μs. Clearly, the proposed protection for the device required 
much higher tolerances than previously proposed. 
The two authors of this project have thus proposed a two-stage protection scheme for the previously designed DC-DC 
converter by Martin Kou as described in its entirety by Chapter 9. The first stage of protection for the converter utilizes high-
efficiency capacitive filtering/decoupling to limit the input of the converter to its maximum input of 65 V and 6.5 A across a 10 Ω 
load (mirrored by the converter) by averaging the signal [2]. Trial 3 and 4 of testing (see Chapters 7 and 8) proves this stage of 
protection to function properly under all modes of operation – including under maximum input conditions from the elliptical 
generator. However, the large margin of error for sprint testing (conducted during the characterization of the elliptical machine in Trial 
2 as described by Chapter 5) leads the authors of this project to recommend the design of a new DC-DC converter with higher 
tolerances at the input. Average values of the elliptical generator come within less than half a volt of the maximum input to converter, 
thus making this project only marginally safer than before. Though unlikely, elliptical users with strength and stamina that exceeds 
that of the authors may potentially exceed the maximum average values obtained during testing. A new converter with maximum input 
of even 70 V and 7 A (only a 7.69% increase in the operational limits) would effectively eliminate any doubt in the protection of the 
converter. 
 
The second stage of protection for this device handles the protection of the converter during the Enphase Micro-inverter’s 
five minute start-up period [9]. During this period, the inverter appears as an open load across the converter and any movement on the 
elliptical machine causes voltage to build to dangerous levels. With no path for current to flow, components become susceptible to 
permanent damage – an event that befell Martin’s protection circuit and converter during testing [2]. The proposed protection scheme 
in this paper utilizes a small (0.01 Ω) current sense resistor between the DC-DC converter output and the inverter input to detect when 
an open load appears across the converter. In the event of inverter start-up, the current sense triggers a comparator, which, in turn, 
switches on an alternate path to ground for the current to flow. When the current sense resistor detects current flow, it shuts off the 
alternate path to allow current flow back to the inverter. Trial 4 of testing (as described in Chapter 8) proves this protection to work 
under all modes of operation, including under maximum input conditions; however, the protection has extremely poor efficiency as 
the circuit dissipates any and all power generated during this time. 
 
Again, the authors recommend replaced or redesign of this particular component. The current project utilizes an off-shelf 
inverter designed for use with solar cells (where a start-up period can go unnoticed in the early morning before the sun rises) [9]. An 
inverter designed specifically for the EHFEM project could minimize or effectively eliminate the start-up period of the inverter to 
improve the overall efficiency of the project. 
 
Nevertheless, this paper proposes an effective means of protection for the project’s DC-DC converter under all possible 
modes of operation. Furthermore, the full elliptical output characterization of Trial 2 (described in Chapter 5) allows for further 
enhancements to future EHFEM projects. 
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Appendix A  Analysis of Senior Project Design 
 
Project Title: DC-DC Converter Input Protection System  
 
Student’s Name: Zack Weiler & Ryan Turner  Students’ Signatures: _________________    ___________________ 
 
Advisor’s Name: David Braun  Advisor’s Initials: _________________ Date:  _______________ 
 
Summary of Functional Requirements  
 
 DC-DC converter circuits operate within set parameters regarding current and voltage at their input. An input above the 
designed limits may have adverse effects on the circuit and result in damage. Implementing an input protection scheme to the input of 
the converter helps to prevent damage if the inputs stray outside of the designed operational range. For this project, the input 
protection circuit design limits the input to the DC-DC converter to within the operational range without significant loss of energy. 
The design also senses when the Enphase Micro-inverter enters its start-up period (during which an open load appears across the DC-
DC converter) and dissipates power through an alternate path appropriately to prevent the accumulation of voltage to dangerous 
levels.  Chapter 2 of the report shows complete specifications for the project. 
 
Primary Constraints  
 
 The development of a reliable, cost-effective circuit capable of handling both transient and continuous overvoltages posed the 
greatest challenge in the design of this project. The circuit must provide protection for both overvoltage transient events during normal 
operation and during the inverter startup mode, where an open load appears across the DC-DC converter. Transient events during 
normal operating conditions pose little threat to the overall efficiency with the addition of capacitive filtering and decoupling. Under 
inverter startup conditions, however, any generated power from the elliptical has no path for dissipation and results in an escalation of 
voltage to dangerous levels with potential to destroy the circuit. Ideally, the protection circuitry must handle this continuous 
overvoltage without too much loss in efficiency as large amounts of generated current get re-routed. However, the only means for 
storing this generated power during start-up requires the use of expensive batteries or super capacitors.  For this reason, the circuit 
designed merely protects the circuit with little to do about loss of efficiency in this case. 
 
Economic 
 
Economic impacts: 
 
 Human Capital:  
 
- The production of the project’s final circuit requires the time of a skilled laborer during assembly as components get 
soldered to a printed circuit board. 
- The assembled circuit board requires the time of a skilled laborer during installation into the exercise machine along with 
the DC-DC converter it protects. 
- Each individual component making up the final design requires its own design, production, and shipping process by 
workers of the companies which supply them. 
 
 Financial Capital:  
 
- The production of the project’s final circuit requires the purchase of necessary components from suppliers. 
- The production of the project’s final product requires paying skilled laborers to assemble and install the circuit into the 
exercise machine. 
- The resulting circuit, once installed with the DC-DC converter, reduces the electricity costs of the recreational facility. 
 
 Manufactured or Real Capital:  
 
- The production of the project’s final circuit requires numerous individual components including the PCB, resistors, 
capacitors, transistors, ICs, heat sinks, and solder. 
 
 Natural Capital:  
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- The individual components making up the project require the use of the Earth’s resources in their production, including, 
but not limited to, silicon, copper, aluminum, and oil (plastic). 
 
When and where do costs and benefits accrue?  
 
- The production of the final circuit determines the project’s overall costs (i.e. individual component costs, assembly and 
installation labor costs, etc.) 
- The benefits of the project begin to accrue immediately upon installation. Using the elliptical machine sends generated 
electricity back to the grid which subsequently reduces energy spending to the power company. 
 
What inputs does the project require, how much does the project cost, and who pay s? 
 
- The project requires component inputs for design and test purposes, component inputs for production of the final design, and 
labor cost inputs for the production of the resulting circuit. Table  A-1 breaks down the initial project cost estimates to a total 
cost of ~$3,045.00. 
 
Table  A-1: 
Initial Projected Project Cost Estimates 
 
- Cal Poly San Luis Obispo pays the costs of this project so that it may utilize the end result to send generated power from 
elliptical machines in the recreational center back to the grid and cut energy savings. 
- The Electrical Engineering department provided all necessary test equipment for this project resulting in no additional 
equipment costs. 
- Table A-2 breaks down the actual final costs of the project to ~$3,046.43. The costs include all components purchased for 
each design/build/test iteration as well as the estimated labor. 
 
  
Type Cost (US$) Justification 
Fixed Costs 45.00 Three prototypes with a budget of ~$15 each 
Variable Costs 3,000.00 Estimated 200 hours of labor at a cost of ~$15.00 per hour 
Total Costs 3,045.00 Sum of Fixed and variable costs 
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Table  A-2: 
Breakdown of Final Project Costs 
How much does the project earn?  
 
- This project aims to have a net cost of zero over the course of ten years. After which time, the EHFEM project begins to 
accumulate profit for the university via the reduction of electricity costs. Martin Kou’s masters thesis contains a more 
complete lifecycle analysis for the EHFEM project [2].  
 
Timing: 
 
- The project enters into production once a final design for each individual component of the overall project exists. 
- The overall project, and thus each individual component of the final product, has a lifecycle of approximately 10 years. At 
that point, the project could undergo re-implementation to extend for another lifecycle or termination of the project after one 
lifecycle. 
- The project requires that all components sustain proper operation for at least one full life cycle without maintenance or 
replacement of any kind. 
- Figure  A-1 below illustrates the project’s initial development time estimates. 
 
Type Test Iteration Cost (US$) Justification 
Fixed Costs 
Capacitive Filtering 
& Decoupling 
3.12 1 μF Capacitor 
1.15 0.47 μF Capacitor 
0.66 0.1 μF Capacitor 
0.54 0.047 μF Capacitor 
0.51 0.022 μF Capacitor 
0.47 0.01 μF Capacitor 
0.58 0.0047 μF Capacitor 
0.46 0.0022 μF Capacitor 
0.40 1000 pF Capacitor 
0.38 470 pF Capacitor 
7.65 Tax & Shipping 
0.32 220 pF Capacitor 
0.31 100 pF Capacitor 
0.37 47 pF Capacitor 
0.42 22 pF Capacitor 
0.37 10 pF Capacitor 
0.10 1 pF Capacitor 
7.14 Tax & Shipping 
Inverter Startup 
Protection 
1.20 MJE182 NPN Transistor 
0.52 BC547B PNP Transistor 
4.05 LTC6101HV Current Sense Amplifier 
2.64 NJW3281G NPN Transistor 
1.44 Heatsink 
0.77 0.01 Ω Resistor 
5.47 Shipping 
0.95 SOT23 to DIP Adapter 
3.69 Shipping 
0.75 Header Pins 
Variable Costs - 3,000.00 Estimated 200 hours of labor at a cost of ~$15.00 per hour 
Total Costs - 3,046.43 Sum of Fixed and variable costs 
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Figure  A-1: 
Initial Projected Project Plan Gantt Chart 
 
- Figure A-2 below illustrates the project’s actual development time. 
 
 
Figure  A-2: 
Final Project Plan Gantt Chart 
 
 If manufactured on a commercial basis:  
 
- With a $20 cost per unit sold at a price of $30 each to recreational facilities with an average of 20 machines per facility, the 
generated profit reaches about $200 per facility (not including installation fees). 
- Sales climb to $2,000 if sold to an expected ten facilities – thus reaching a break-even point after around a year and a half.  
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- The first 10 years of operation should have no operation costs or maintenance fees. When components outside of their life 
expectancy have worn out, the cost for replacement parts should not exceed 25% of the original product price (approximately 
$7.50). 
 
Environmental  
 
- This project’s use of physical exercise on elliptical machines (an energy source typically dissipated as heat through a resistor) 
to supply the grid with power leaves a positive environmental impact by reducing the dependency of the recreational facility 
on power generated by less environmentally friendly means. 
- The project’s design has an indirect effect on a number of ecosystem services. The production of the components used in the 
design requires the mining of minerals such as copper, aluminum, and silicon as well as energy used to manufacture them and 
transportation to get them to the supplier then finally to their final destination. 
- This project also takes into consideration the environmental impacts with the disposal of electronic components once their 
operational lifespan has expired. Components in this design selected in this design have safe disposal and minimal 
environmental impact in mind as all components have RoHS compliancy. 
- By slightly reducing the energy demands of the recreational facility, this project should have a positive impact on the 
environment by reducing power plant emissions and helping to work towards cleaner air in the future. 
- The only foreseeable effects on other species by this project come from the positive effect of reduced emissions from power 
plants and reduced number of non-recyclable, toxic components that end up in landfills. 
   
Manufacturability 
 
- The greatest challenge in this project’s manufacturing process stems from the small scale production nature of this project, 
specifically for Cal Poly’s university recreation center. As a result, the project requires hand-soldering and assembly resulting 
in an increasing possibility of human error and damaged or wasted components. 
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Sustainability 
 
- Once installed, this project should have no required maintenance for the first 10 years. 
- This product, designed with expected lifecycle of approximately 35,000 hours, should require no replacement parts for the 
duration of its lifetime and thus has minimal impact on the sustainable use of resources based only on the materials used in its 
production.  Moreover, this projected uses recyclable components for a majority of the design to maintain their relative 
sustainability in both the short and long run. 
- Possible enhancements to this project to improve the overall sustainability include a more efficient inverter start-up 
protection scheme that does not require the dissipation of power to ground. However, this requires expensive super capacitors 
or batteries to store charge for up to five minutes. 
 
Ethical 
 
- From a Utilitarian standpoint, this project promotes the happiness of a wide number of people, by producing renewable 
energy with zero emissions, promoting an eco-friendly mindset, and working toward a future with cleaner air for all. 
- The intended use of this design for the harvesting of energy in exercise equipment may pose ethical questions. To most, 
renewable energy sources, such as claiming energy from exercise, associate with a positive mindset; however, some people 
may not like the idea of their exercise benefiting anyone other than themselves without their consent. To eliminate this issue, 
facilities must notify users of energy harvesting before implementation on a large scale. 
- Because this project involves direct contact with a human user, the first statement in the IEEE code of ethics becomes 
extremely important. All decisions must have the “safety, health, and welfare of the public” in mind. 
- A key factor in maintaining the low production costs for the overall project involves using cheap components. A cost 
effective, yet environmentally detrimental solution involves the use of components composed of toxic, leaded materials. This 
project, however, seeks to maintain the long term sustainability of the project after component expiration by utilizing only 
RoHS compliant components. 
 
Health and Safety 
 
- Because the EHFEM Project requires a human input to an electrical circuit, certain precautions exist to prevent electrical 
shock to an unsuspecting user. This protection extends even in the case of a spilled exercise beverage. 
- This project requires human labor in order to solder components onto the PCB. As with any manual assembly tools in 
electronics, soldering irons and solder materials pose health and safety risks, such as toxic fumes and dangerously high 
temperatures. 
- Circuit components in this design require heat dissipation in a safe and controlled manner to prevent the possibility of an 
electrical fire or physical harm to a user. 
- The system design operates without affecting the operation of the elliptical machine in order to preserve the user experience 
and maintain safety. 
 
Social and Political  
 
- The project harnesses energy from the users of elliptical machines in the university recreational center, cutting energy 
spending and leading to a generally positive social result by showing the community that the campus has found ways to offset 
its energy requirements. 
- The project directly impacts Cal Poly by cutting energy spending during severe budget cuts and the green energy industry by 
reducing consumption of natural resources and subsequently increasing visibility on a large university campus. The project 
also enables university spending on other campus necessities (rather than electricity), thus indirectly impacting students and 
faculty. 
- The project has no inequities because it benefits all stakeholders, both direct and indirect, by slightly reducing the energy 
costs of the campus, and promoting renewable energy options. As a secondary impact, the installation of such renewable 
energy generation on campus could help to elevate the outside opinion of the school. 
 
Development  
 
- Techniques learned during the course of the project: 
 Monte Carlo and Worst Case Analysis to verify component tolerances, effects of temperature, or parasitic effects in a 
design. 
 Various protection schemes including, but not limited to, crowbar circuits, foldback current limiting, and applications of 
transient suppression devices (such as TVS diodes and MOVs). 
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Appendix B Component Purchase Invoices 
 
Figure  B-1: 
Digikey Invoice 
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Figure  B-2: 
Sparkfun Invoice 
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Figure  B-3: 
Additional Invoice one 
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Figure  B-4: 
Additional Invoice two 
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Appendix C Precor Elliptical Output Characterization Verbose Data 
 
C.1 Elliptical Data Trial One Summary 
Table  C-1: 
Elliptical Output Data, Measured Across Internal 10Ω Resistor, Trial One. 
Run 
Number 
VO,MAX 
(V) 
VO,AVG 
(V) 
IO,MAX 
(A) 
IO,AVG 
(A) 
PO,MAX (W) PO,AVG (W) 
1 73.802 36.949 7.380 3.695 544.67 136.52 
2 127.155 58.850 12.716 5.885 1616.84 346.33 
 
C.2 Elliptical Output Data Trial One 
 
Figure  C-1: 
Elliptical Output Voltage, Trial 1, Run 1. 
 
 
Figure  C-2: 
Elliptical Output Voltage, Trial 1, Run 2. 
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C.3  Elliptical Data Trial Two Summary 
Table  C-2:  
Elliptical Output Data, Measured Across Internal 10Ω Resistor Trial 2. 
Res. 
Level 
Speed 
VO,AVG 
[V] 
VO,RMS 
[V] 
VO,MAX 
[V] 
IO,AVG [A] IO,RMS [A] IO,MAX [A] 
PO,AVG 
[W] 
PO,MAX 
[W] 
2 
100 SPM 6.6382 6.9678 59.7487 0.66382 0.69678 5.9749 4.407 356.993 
120 SPM 6.6999 7.125 65.5276 0.66999 0.7125 6.5528 4.489 429.389 
Sprint 46.796 48.359 137.94 4.6796 4.8359 13.794 218.987 1902.744 
4 
100 SPM 10.167 10.431 58.1156 1.0167 1.0431 5.8116 10.337 337.745 
120 SPM 11.555 11.917 71.9598 1.1555 1.1917 7.196 13.352 517.823 
Sprint 40.693 42.066 133.92 4.0693 4.2066 13.392 165.592 1793.457 
6 
100 SPM 14.294 14.57 63.3166 1.4294 1.457 6.3317 20.432 400.902 
120 SPM 15.693 16.02 72.0101 1.5693 1.602 7.201 24.627 518.545 
Sprint 43.402 44.829 132.161 4.3402 4.4829 13.216 188.373 1746.640 
8 
100 SPM 17.065 17.311 59.2965 1.7065 1.7311 5.9297 29.121 351.610 
120 SPM 20.245 20.583 74.4724 2.0245 2.0583 7.4472 40.986 554.611 
Sprint 51.888 53.684 141.834 5.1888 5.3684 14.183 269.236 2011.632 
10 
100 SPM 22.923 23.213 66.4322 2.2923 2.3213 6.6432 52.546 441.322 
120 SPM 25.738 26.113 77.2864 2.5738 2.6113 7.7286 66.244 597.316 
Sprint 36.683 37.813 124.121 3.6683 3.7813 12.412 134.564 1540.590 
12 
100 SPM 26.136 26.428 64.1206 2.6136 2.6428 6.4121 68.309 411.148 
120 SPM 29.861 30.263 76.8342 2.9861 3.0263 7.6834 89.168 590.348 
Sprint 45.672 47.209 134.171 4.5672 4.7209 13.417 208.593 1800.172 
14 
100 SPM 29.396 29.687 62.4121 2.9396 2.9687 6.2412 86.412 389.526 
120 SPM 34.295 34.698 75.9799 3.4295 3.4698 7.598 117.615 577.295 
Sprint 50.875 52.689 135.804 5.0875 5.2689 13.58 258.827 1844.218 
16 
100 SPM 35.792 36.102 68.8442 3.5792 3.6102 6.8844 128.107 473.951 
120 SPM 40.24 40.702 80.1005 4.024 4.0702 8.0101 161.926 641.613 
Sprint 58.598 60.731 150.251 5.8598 6.0731 15.025 343.373 2257.521 
18 
100 SPM 34.777 34.971 58.4925 3.4777 3.4971 5.8493 120.944 342.140 
120 SPM 46.17 46.653 81.7085 4.617 4.6653 8.1709 213.167 667.632 
Sprint 64.21 66.211 145.98 6.421 6.6211 14.598 412.292 2131.016 
20 
100 SPM 31.534 31.617 51.1558 3.1534 3.1617 5.1156 99.439 261.693 
120 SPM 40.242 40.407 62.5126 4.0242 4.0407 6.2513 161.942 390.785 
Sprint 64.591 65.745 118.091 6.4591 6.5745 1.1809 417.200 139.454 
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Figure C-3: 
Elliptical Average Output Voltage vs. Res. level at 100 SPM, 120 SPM, and Sprint (230 – 280 SPM). 
 
 
 
Figure C-4: 
Elliptical Maximum Output Voltage vs. Res. level at 100 SPM, 120 SPM, and Sprint (230 – 280 SPM) 
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C.4 Elliptical Output Data Trial 2 
 
Figure C-5: 
Elliptical Output Voltage , Res. level 2, 100 SPM 
 
 
Figure C-6: 
Elliptical Output Voltage Scope Capture, Res. level 2, 120 SPM 
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Figure C-7: 
Elliptical Output Voltage, Res. level 2, Sprint 
 
 
Figure C-8: 
Elliptical Output Voltage, Res. level 4, 100 SPM 
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Figure C-9: 
Elliptical Output Voltage, Res. level 4, 120 SPM 
 
Figure C-10: 
Elliptical Output Voltage, Res. level 4, Sprint 
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Figure C-11: 
Elliptical Output Voltage, Res. level 6, 100 SPM 
 
 
Figure C-12: 
Elliptical Output Voltage, Res. level 6, 120 SPM 
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Figure C-13: 
Elliptical Output Voltage, Res. level 6, Sprint 
 
 
Figure C-14: 
Elliptical Output Voltage, Res. level 8, 100 SPM 
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Figure C-15: 
Elliptical Output Voltage, Res. level 8, 120 SPM 
 
 
Figure C-16: 
Elliptical Output Voltage, Res. level 8, Sprint 
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Figure C-17: 
Elliptical Output Voltage, Res. level 10, 100 SPM 
 
 
Figure C-18: 
Elliptical Output Voltage, Res. level 10, 120 SPM 
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Figure C-19: 
Elliptical Output Voltage, Res. level 10, Sprint 
 
 
Figure C-20: 
Elliptical Output Voltage, Res. level 12, 100 SPM 
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Figure C-21: 
Elliptical Output Voltage, Res. level 12, 120 SPM 
 
 
Figure C-22: 
Elliptical Output Voltage, Res. level 12, Sprint 
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Figure C-23: 
Elliptical Output Voltage, Res. level 14, 100 SPM 
 
 
Figure C-24: 
Elliptical Output Voltage, Res. level 14, 120 SPM 
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Figure C-25: 
Elliptical Output Voltage, Res. level 14, Sprint 
 
 
Figure C-26: 
Elliptical Output Voltage, Res. level 16, 100 SPM 
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Figure C-27: 
Elliptical Output Voltage, Res. level 16, 120 SPM 
 
 
Figure C-28: 
Elliptical Output Voltage, Res. level 16, Sprint 
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Figure C-29: 
Elliptical Output Voltage, Res. level 18, 100 SPM 
 
 
Figure C-30: 
Elliptical Output Voltage, Res. level 18, 120 SPM 
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Figure C-31: 
Elliptical Output Voltage, Res. level 18, Sprint 
 
 
Figure C-32: 
Elliptical Output Voltage, Res. level 20, 100 SPM 
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Figure C-33: 
Elliptical Output Voltage, Res. level 20, 120 SPM 
 
 
Figure C-34: 
Elliptical Output Voltage, Res. level 20, Sprint 
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Appendix D Elliptical Output Capacitive Testing 
 
 
Figure  D-1: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 1pF Capacitor 
 
 
Figure  D-2: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 10pF Capacitor 
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Figure  D-3: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 22pF Capacitor 
 
 
Figure  D-4: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 47pF Capacitor 
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Figure  D-5: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 100pF Capacitor 
 
 
Figure  D-6: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 220pF Capacitor 
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Figure  D-7: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 470pF Capacitor 
 
 
Figure  D-8: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 1000pF Capacitor 
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Figure  D-9: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 0.0022µF Capacitor 
 
 
Figure  D-10: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 0.0047µF Capacitor 
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Figure  D-11: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 0.01µF Capacitor 
 
 
Figure  D-12: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 0.022µF Capacitor 
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Figure  D-13: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 0.047µF Capacitor 
 
 
 
Figure  D-14: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 0.1µF Capacitor 
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Figure  D-15: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 0.47µF Capacitor 
 
 
Figure  D-16: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 1µF Capacitor 
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Figure  D-17: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 1µF and 470pF Capacitors 
 
 
Figure  D-18: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 2.2mF, 1µF and 470pF Capacitors 
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Figure  D-19: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 220pF and 470pF Capacitors 
  
 
Figure  D-20: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 220pF and 1000pF Capacitors 
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Figure  D-21: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 470pF and 1000pF Capacitors 
 
 
Figure  D-22: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 220pF, 470pF and 1000pF Capacitors 
 
89 | P a g e  
 
 
Figure  D-23: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 2.2m, 0.47µF, 220pF, 470pF and 1000pF Capacitors 
 
 
Figure  D-24: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 2.2m, 1µF, 220pF, 470pF and 1000pF Capacitors 
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Figure  D-25: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 2.2m, 220pF, 470pF and 1000pF Capacitors 
 
 
Figure  D-26: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 2.2m, 100pF, 220pF, 470pF and 1000pF Capacitors 
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Figure  D-27: 
Elliptical Output Voltage, 10Ω Resistor Parallel with 2.2m, 220pF, 470pF, 1000pF and 0.0022µF Capacitors 
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Appendix E Inverter Startup Protection Circuit Verbose Data 
 
 
Figure  E-1: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 4, 120 SPM, No Load, with Smoothing Capacitors 
 
 
Figure  E-2: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 4, 120 SPM, 10Ω Load, with Smoothing Capacitors 
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Figure  E-3: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 6, 120 SPM, No Load, with Smoothing Capacitors 
 
 
Figure  E-4: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 6, 120 SPM, 10Ω Load, with Smoothing Capacitors 
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Figure  E-5: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 8, 120 SPM, No Load, with Smoothing Capacitors 
 
 
Figure  E-6: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 8, 120 SPM, 10Ω Load, with Smoothing Capacitors 
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Figure  E-7: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 10, 120 SPM, No Load, with Smoothing Capacitors 
 
 
Figure  E-8: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 10, 120 SPM, 10Ω Load, with Smoothing Capacitors 
 
96 | P a g e  
 
 
Figure  E-9: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 12, 120 SPM, No Load, with Smoothing Capacitors 
 
 
Figure  E-10: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 12, 120 SPM, 10Ω Load, with Smoothing Capacitors 
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Figure  E-11: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 14, 120 SPM, No Load, with Smoothing Capacitors 
 
 
Figure  E-12: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 14, 120 SPM, 10Ω Load, with Smoothing Capacitors 
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Figure  E-13: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 16, 120 SPM, No Load, with Smoothing Capacitors 
 
 
Figure  E-14: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 16, 120 SPM, 10Ω Load, with Smoothing Capacitors 
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Figure  E-15: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 16, Sprint, No Load, with Smoothing Capacitors 
 
 
Figure  E-16: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 16, Sprint, 10Ω Load, with Smoothing Capacitors 
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Figure  E-17: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 18, 120 SPM, No Load, with Smoothing Capacitors 
 
 
Figure  E-18: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 18, 120 SPM, 10Ω Load, with Smoothing Capacitors 
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Figure  E-19: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 20, 120 SPM, No Load, with Smoothing Capacitors 
 
 
Figure  E-20: 
Elliptical Output Voltage and Vce(Q3) of ISPC, Res. level 20, 120 SPM, 10Ω Load, with Smoothing Capacitors 
 
